

# Universal Serial Bus Implementers Forum Hub High-speed Electrical Test Procedure For Agilent Infiniium

Revision 1.0

Feb 5, 2002

## Revision History

Rev	Date	Filename	Comments
0.9 (Beta)	Nov-23-2001	Hub HS Test for Agilent.DOC	Primary version of High Speed Test Procedure adapted to Agilent test equipment based on the test procedure created by USB-IF (version 0.9)
1.0	Feb-5-2002	Hub HS Test for Agilent.DOC	Edit for final release.

Please send comments via electronic mail to [techsup@usb.org](mailto:techsup@usb.org)

### DISCLAIMER OF WARRANTIES

THIS SPECIFICATION IS PROVIDED "AS IS" AND WITH NO WARRANTIES OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, NO WARRANTY OF NONINFRINGEMENT, NO WARRANTY OF MERCHANTABILITY, NO WARRANTY OF FITNESS FOR A PARTICULAR PURPOSE, NO WARRANTY OF TITLE, AND NO WARRANTY ARISING OUT OF ANY PROPOSAL, SPECIFICATION, OR SAMPLE, ALL OF WHICH WARRANTIES ARE EXPRESSLY DISCLAIMED.

**USB-IF High-speed Electrical Test Procedure**  
**© Copyright 2001, USB Implementers Forum, Inc.**  
**All rights reserved.**

WITHOUT LIMITING THE GENERALITY OF THE FOREGOING, USB-IF AND THE AUTHORS OF THE SPECIFICATION DO NOT WARRANT OR REPRESENT THAT USE OF THE SPECIFICATION WILL NOT INFRINGE THE INTELLECTUAL PROPERTY RIGHTS OF

OTHERS. USERS OF THE SPECIFICATION ASSUME ALL RISK OF SUCH INFRINGEMENT, AND AGREE THAT THEY WILL MAKE NO CLAIM AGAINST USB-IF OR THE AUTHORS IN THE EVENT OF CLAIMS OF INFRINGEMENT.

USB-IF IS NOT LIABLE FOR ANY CONSEQUENTIAL, SPECIAL OR OTHER DAMAGES ARISING OUT OF THE USE OF THE SPECIFICATION.

#### LICENSE FOR INTERNAL USE ONLY

USB-IF HEREBY GRANTS A LICENSE TO REPRODUCE AND TO DISTRIBUTE THIS SPECIFICATION FOR INTERNAL USE ONLY. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, IS GRANTED HERewith, AND NO LICENSE OF INTELLECTUAL PROPERTY RIGHTS IS GRANTED HERewith.

All product names are trademarks, registered trademarks, or servicemarks of their respective owners.

## Table of Contents

<b>1</b>	<b>Introduction.....</b>	<b>6</b>
<b>2</b>	<b>Purpose .....</b>	<b>6</b>
<b>3</b>	<b>Equipment Required .....</b>	<b>6</b>
3.1	Equipment Setup .....	8
3.1.1	Infiniium 54846A Digital Sampling Oscilloscope .....	8
3.1.2	81130A Digital Signal Generator .....	8
3.2	Operating Systems, Software, Drivers, and Setup Files .....	8
3.2.1	Operating Systems .....	8
3.3	Special Purpose Software .....	9
3.3.1	Test Equipment Setup Files .....	9
<b>4</b>	<b>Test Procedure .....</b>	<b>9</b>
4.1	Test Record .....	9
4.2	Vendor and Product Information .....	10
4.3	Legacy USB Compliance Tests.....	10
4.4	Hub High-speed Signal Quality – Upstream Facing Port (EL_2, EL_46, EL_6, EL_7).....	10
4.5	Hub High-speed Signal Quality – Downstream Facing Ports (EL_2, EL_3, EL_6, EL_7) 16	16
4.6	Hub Jitter – Downstream Facing Ports (EL_47).....	18
4.7	Hub Disconnect Detect (EL_36, EL_37) .....	21
4.8	Hub Packet Parameters – Upstream Facing Port (EL_21, EL_22, EL_25) .....	23
4.9	Hub Receiver Sensitivity – Upstream Facing Port (EL_16, EL_17, EL_18) .....	28
4.10	Hub Repeater Test – Downstream Facing Ports (EL_42, EL_43, EL_44, EL_45, EL_48) 32	32
4.11	Hub Repeater Test – Upstream Facing Port (EL_42, EL_43, EL_44, EL_45).....	35
4.12	Hub CHIRP Timing – Upstream Facing Port (EL_28, EL_29, EL_31) .....	38
4.13	Hub Suspend/Resume/Reset Timing – Upstream Facing Port (EL_27, EL_28, EL_38, EL_39, EL_40) .....	40
4.14	Hub Test J/K, SE0_NAK – Upstream Facing Port (EL_8, EL_9) .....	45
4.15	Hub Test J/K, SE0_NAK – Downstream Facing Ports (EL_8, EL_9) .....	47
<b>A.4</b>	<b>Hub High-speed Electrical Test Data.....</b>	<b>49</b>
A.4.2	Vendor and Product Information .....	49
A.4.3	Legacy USB Compliance Tests.....	50
A.4.4	Hub High-speed Signal Quality – Upstream Facing Port (EL_2, EL_46, EL_6, EL_7).....	50
A.4.5	Hub High-speed Signal Quality – Downstream Facing Ports (EL_2, EL_3, EL_6, EL_7) 51	51
A.4.6	Hub Jitter – Downstream Facing Ports (EL_47).....	53
A.4.7	Hub Disconnect Detect (EL_36, EL37) .....	53
A.4.8	Hub Packet Parameters – Upstream Facing Port (EL_21, EL_22, EL_25) .....	54
A.4.9	Hub Receiver Sensitivity – Upstream Facing Port (EL_16, EL_17, EL_18) .....	55
A.4.10	Hub Repeater Test – Downstream Facing Ports (EL_42, EL_43, EL_44, EL_45, EL_48) .....	56
A.4.11	Hub Repeater Test – Upstream Facing Port (EL_42, EL_43, EL_44, EL_45).....	57

A.4.12 Hub CHIRP Timing – Upstream Facing Port (EL\_28, EL\_29, EL\_31) ..... 58

A.4.13 Hub Suspend/Resume/Reset Timing – Upstream Facing Port (EL\_27, EL\_28, EL\_38, EL\_39, EL\_40) ..... 59

A.4.14 Hub Test J/K, SE0\_NAK - Upstream Facing Port (EL\_8, EL\_9)..... 60

A.4.15 Hub Test J/K, SE0\_NAK – Downstream Facing Ports (EL\_8, EL\_9) ..... 61

**B.1 Procedure to create setup files for 81130A DSG ..... 63**

B.1.1 “IN\_ADD1.ST0” setup file ..... 63

B.1.2 “MIN\_ADD1.ST0” setup file ..... 65

## 1 Introduction

The USB-IF High-speed Electrical Test Procedures are developed by the USB 2.0 Compliance Committee under the direction of USB-IF, Inc. There are three High-speed Electrical Test Procedures. The Host High-speed Electrical Test Procedure is for EHCI host controllers. The Hub High-speed Electrical Test Procedure is for high-speed capable hubs. The Device High-speed Electrical Test Procedure is for high-speed capable devices.

The High-speed Electrical Compliance Test Procedures verify the electrical requirements of high-speed USB operation of these devices designed to the USB 2.0 specification. In addition to passing the high-speed test requirements, high-speed capable products must also complete and pass the applicable legacy compliance tests identified in these documents in order to be posted on the USB-IF Integrators List and use the USB-IF logo in conjunction with the said product (if the vendor has signed the USB-IF Trademark License Agreement). These legacy compliance tests are identified in the Legacy USB Compliance Test section in this document.

## 2 Purpose

This USB-IF High-speed Electrical Test Procedure documents a series of tests used to evaluate USB peripherals and systems operating at high-speed. These tests are also used to evaluate the high-speed operation of USB silicon that has been incorporated in ready-to-ship products, reference designs, proofs of concept and one of a kind prototypes of peripherals, add-in cards, motherboards, or systems.

This test procedure makes reference to the test assertions in the USB-IF USB2.0 Electrical Test Specification, Version 1.00.

This Hub High-speed Electrical Test Procedure is one of the three USB-IF High-speed Electrical Compliance Test Procedures. The other two are Host High-speed Electrical Test Procedure and Device High-speed Electrical Test Procedure. The adoption of the individual procedures based on the device class makes it easier to use.

## 3 Equipment Required

The commercial test equipment listed here are base on positive experience by the USB-IF members in executing the USB high-speed electrical tests. This test procedure is written with a set of specific models we use to develop this procedure. In time, there will be other equivalent or better test equipment suitable for use. Some minor adaptation of the procedure will be required in those cases.

Digital Storage Oscilloscope:

- Infiniium 54846A digital storage oscilloscope from Agilent Technologies
  - Tektronix P6247 or P6248 or equivalent differential probe, qty = 2

- Tektronix 1103 Tekprobe Power Supply (for used with Tektronix P6247 or P6248), qty = 1
- Agilent 1161A miniature passive probe, qty = 2
- Short BNC cable (less than 50cm / 50ohm), qty = 2

3 ½ Digital Multimeter – Agilent 972A or equivalent

- Mini-clip DMM lead – one each of black and red color

#### Digital Signal Generator

- 81130A Pulse/Pattern Generator
  - The DSG consists of an Agilent 81130A Pulse/Pattern Generator with 2 channels of Agilent 81132A (660MHz) option.
  - 6dB attenuator (Agilent 8493C opt 006) – for scaling the DSG output voltages needed for receiver sensitivity test, qty = 2
  - 50-ohm coaxial cable with male SMA connectors at both ends, qty = 2

#### High-speed USB Electrical Test Fixtures

- Host high-speed signal quality test fixture, qty = 1
- Device high-speed signal quality test fixture, qty = 1
- Disconnect test fixture, qty = 1
- 5V test fixture power supply, qty = 1

(When using Agilent HS test fixtures, the nomenclature of the test point will be different from Intel's test fixtures. This test procedure is written with the reference to Intel's test fixtures. Please use the following cross-reference chart when using Agilent's test fixture

<u>Intel's Fixtures</u>	<u>Description of the test points</u>	<u>Agilent Fixtures</u>
J7	Test Point	TP2
J8	Power Port	J5
J10	Ground	TP5
J11	Ground	TP5
SMA1	D- line	SMA2
SMA2	D+ line	SMA1

#### Miscellaneous Cables

- 1M USB cable, qty = 1
- 1.5M USB cable, qty = 1
- 4-inch USB cable, qty = 1
- Modular AC power cord, qty = 2

#### High-speed USB Test Bed Computer

This is the computer that hosts a USB 2.0 compliance host controller for high-speed hub or device electrical test, or serves as a test bed host for a USB 2.0 host controller under test. This OS on this

computer is Windows 2000 Professional. Please refer to the High-speed Electrical Test Setup Instruction for steps to configure this computer.

### 3.1 Equipment Setup

#### 3.1.1 Infiniium 54846A Digital Sampling Oscilloscope

Before turning on the oscilloscope. Attach P6247 or P6248 differential probes to 1103 TekProbe Power Supply's CH1 and CH2, connect one short BNC cable from CH1 of 1103 to Channel-1 of Infiniium 54846A, and connect another short BNC cable from CH2 of 1103 to Channel-3 of Infiniium 54846A. When using two 1161A miniature passive probes, disconnect BNC cables from Channel-1 and Channel-3, connect one passive probe to Channel-1 and another probe to Channel-3. These probe assignments will be used through out the entire test procedure. Turn on the oscilloscope to allow for 10 minutes of warm up time prior to use. Perform the signal path compensation procedure built into the Infiniium 54846A (in the [Calibration...] section of [Utilities] pull down menu) if the ambient temperature has changed more than 5 degrees. The compensation should be performed with the probes disconnected from the oscilloscope.

The two 1161A miniature passive probes must be calibrated to minimize gain and offset errors. The offset errors of the diff probes will be cancelled later as a part of the test procedure process. The offset of the differential probe will be adjusted by the step identified in the test procedure.

For P6247/P6248 differential probes, the following setting will be used through out the entire test procedure:

- DC Reject <OFF> (P6247 only)
- BW <Full> (P6247 only)
- Attenuation <÷1>

**Note:** In certain test situation, there may not be a ground connection between the DSO and the device under test. This may lead to the signal seen by the differential probe to be modulated up and down due to mid frequency switching power supply. Connecting the DSO ground to the DUT ground will be require to establish a common ground reference.

#### 3.1.2 81130A Digital Signal Generator

The DSG is needed to perform the receiver sensitivity test that is structured toward the end of this test procedure. For energy conservation consideration, one may choose to turn on the DSG about 15 minutes prior to performing the measurement.

### 3.2 Operating Systems, Software, Drivers, and Setup Files

#### 3.2.1 Operating Systems

Microsoft Windows 2000 Professional is required on the High-speed Electrical Test Bed Computer. Please refer to the High-speed Electrical Test Setup Instruction for steps to configure these computers.



### 3.3 Special Purpose Software

- The following special purpose software is required. Please refer to the High-speed Electrical Test Setup Instruction for steps to configure these computers.
- High-speed Electrical Test Tool Software – To be used in the High-speed Electrical Test Bed Computer.
- Proprietary EHCI Driver Stack - The High-speed Electrical Test Tool software requires the use of a proprietary EHCI driver stack. The use of this proprietary EHCI driver stack facilitates the electrical testing that requires direct control of the command registers of the USB EHCI host controllers. The end result much more robust test bed environment. Since the proprietary EHCI driver stack is designed for debug and test validation purposes, this driver stack does not support the normal functionality as found in the EHCI drivers from Microsoft (or the device vendor). An automatic driver stack switching function has been implemented into the High-speed Electrical Test Tool for easy switching between the proprietary EHCI driver stack and that from Microsoft. Upon invocation of the HS Electrical Test Tool software, the driver stack will automatically switch to the Intel proprietary EHCI driver stack. Upon exit of the HS Electrical Test Tool software, the driver stack will automatically switch to the Microsoft EHCI driver stack.
- Infiniium USB test option (option B30 or E2645A) - For performing electrical test on USB devices.

#### 3.3.1 Test Equipment Setup Files

These are 3 ½ inch floppy diskettes that contain the setup files for the test equipment. Please refer to the High-speed Electrical Test Setup Instruction for steps to configure these setup disks.

DSO Setup Disk – Contain setup files for Agilent Infiniium 54846A DSO (Digital Storage Oscilloscope).

DPG Setup – Please refer to Appendix B (Digital Pattern Generator).

## 4 Test Procedure

### 4.1 Test Record

Appendix A contains the test result entry form for this test procedure. Please make copies of the Appendix A for use as test record documentation for compliance test submission. All fields must be filled in. Fields not applicable for the device under test should be indicated as N/A, with appropriate note explaining the reason. The completed test result shall be retained for the compliance test submission.

In addition to the hardcopy test record, the electronic files from the signal quality, and power delivery (inrush, drop and droop) shall be retained for compliance test submission.

## 4.2 Vendor and Product Information

Collect the following information and enter into a copy of the test record in Appendix A before performing any tests.

1. Test date
2. Vendor name
3. Vendor address and phone, and the contact name
4. Test submission ID number
5. Product name
6. Product model and revision
7. USB silicon vendor name
8. USB silicon model
9. USB silicon part marking
10. USB silicon stepping
11. Test conducted by

## 4.3 Legacy USB Compliance Tests

In addition to the high-speed electrical tests prescribed in this document, the hub under test must also pass the following legacy compliance tests applicable to the high-speed hub:

- Low speed signal quality – Downstream facing ports only
- Full speed signal quality – Upstream and downstream facing ports
- Inrush current – Upstream facing port only
- Drop/Droop – Downstream facing ports
- Interoperability

Perform all these tests and record the measurements and summarized Pass/Fail status in Appendix A.


## 4.4 Hub High-speed Signal Quality – Upstream Facing Port (EL\_2, EL\_46, EL\_6, EL\_7)

This test is applicable only for the upstream facing port of the hub.

1. Turn on the oscilloscope if not already have done so. Allow about 10 minutes for warm up. Attach a P6247 or P6248 differential probe to 1103 TekProbe Power Supply. Connect 1103 and Channel-1 with a short BNC cable.
2. Recall HS\_SQ\_1.SET oscilloscope setup by selecting [Load] >> [Setup...] from the [File] pull down menu. Ensure the differential probe is not connected to anything. Set trigger to “Auto” by pressing [sweep] button of the oscilloscope to capture a near-zero differential


measurement. Adjust the DC level to zero using offset adjuster (OFFSET) on the 1103 Power Supply. When adjusting is done, set trigger back to “Trig’d” by pressing [sweep] button.

3. Attach the 5V power supply to J8 of the Device High-speed Signal Quality test fixture.
4. Verify green Power LED (D1) is lit, and the yellow Test LED (D2) is off.
5. Connect the [TEST PORT] of the Device High-speed Signal Quality test fixture into the upstream facing port of the hub under test. Connect the [INIT PORT] of the test fixture to a high-speed port of the Test Bed Computer. Apply power to the hub.
6. Attach the differential probe to J7 of the test fixture. Ensure the + polarity on the probe lines up with D+ on the fixture.
7. Invoke the High-speed Electrical Test Tool software on the High-speed Electrical Test Bed computer. The main menu appears and shows the USB2.0 host controller.




High-speed Electrical Test Tool – Main Menu

8. Select Hub and click the [TEST] button to enter the HS Electrical Test Tool – Hub Test menu. The hub under test should be enumerated with the hub’s VID shown together with the USB address.




High-speed Electrical Test Tool – Hub Test Menu

9. Select TEST\_PACKET from the Hub Command drop down menu and click [EXECUTE]. This forces the hub under test to continuously transmit test packets.



Hub Upstream TEST\_PACKET

10. Place the Test Switch (S1) in the TEST position and verify the yellow TEST LED is lit.
11. Using the oscilloscope, verify test packets are being transmitted from the port under test. Adjust the trigger level as necessary. If a steady trigger cannot be obtained by adjusting the trigger level, try slight change to the “trigger holdoff”. “Holdoff” can be adjusted by selecting [Setup] pull down menu >> [Trigger...] >> [Conditioning...] button.
12. Pause the oscilloscope acquisitions using the [STOP] button.
13. On the oscilloscope adjust the two vertical cursors around one test packet, one just (about one bit time) before the sync field and the other just (about one bit time) after the EOP (END OF PACKET). Refer to the following figure for reference.



Test Packet – Upstream Facing Port

14. From the Infiniium 54846A [Analyze] pull down menu, select [USB Test] to invoke the USB test.
15. On the USB test option graphical user interface select, select Signal Integrity in [USB Test] section .

High-speed Near End (Leave the [Tier] setting to 6)

The screenshot shows the 'USB Test' application window. It features a 'USB Test' section with three radio buttons: 'Signal Integrity' (selected), 'Inrush Current', and 'Drop/Drop'. To the right is a 'Save Results' section with a 'Data Path' text box containing 'c:\scope\data', a 'Data File' dropdown menu, and buttons for 'Copy results to floppy' and 'Copy Results'. Further right are 'Exit', 'Help', and 'About' buttons. Below these are three panels: 'Signal Integrity' with 'Test Type' (High-speed Near End) and 'Tier' (6); 'Inrush Current' with 'Drop Voltage' (5.000); and 'Drop/Drop' with 'Drop/Drop Test' (Self Powered Hub), 'Voltage No Load' (5.000), and 'Voltage Loaded' (4.895). At the bottom left is a 'Start Test' button.

#### USB Test Option


16. Enter a descriptive file name (e.g. TIDxxxxxxx USNE.tsv) in [Save Results - Data File] blank .
17. Verify that the directory path, file name and test selected are correct. Click on [Start Test] at the bottom of USB test option.
18. The result will be displayed on in the Internet Explorer. Verify the Signal Eye, EOP Width, and Signaling Rate all pass. The results displayed in the Internet Explorer are also recorded to an HTML report located in the directory specified in the “Data Path” (e.g. c:\scope\data)

Required Tests

- Overall result: pass!
- Signal eye:  
eye passes
- EOP width: 8.00 bits  
EOP width passes
- Receivers: reliable operation on tier 6  
receivers pass
- Measured signaling rate: 480.0097MHz  
signal rate passes

Additional Information

- Consecutive jitter range: -45.3ps to 63.6ps, RMS jitter 21.6ps  
Paired JK jitter range: -38.4ps to 32.9ps, RMS jitter 17.0ps  
Paired KJ jitter range: -50.6ps to 43.3ps, RMS jitter 18.3ps

Signal Data, Eye, and SpectrogramHigh-speed SQ HTML Report


19. Save all files created during the tests. To save the results to a floppy disk, insert a floppy to the Infiniium's floppy drive and click on [Copy Results] after closing the Internet Explorer. Close the Infiniium USB test option by clicking [Exit] button. Record the test result in EL\_2, EL\_46, EL\_6, and EL\_7.

20. Return the Test switch (S1) of the test fixture back to the Normal position and verify the yellow TEST LED is not lit. Cycle power on the hub in preparation for subsequent tests.

#### 4.5 Hub High-speed Signal Quality – Downstream Facing Ports (EL\_2, EL\_3, EL\_6, EL\_7)

This section applies only to the downstream facing ports of the hub under test.

1. Attach the 5V power supply to J8 of the Host High-speed Signal Quality test fixture.
2. Set the Test switch to the TEST position. Verify green POWER LED (D1) and the yellow TEST LED (D2) are both lit.
3. Attach the differential probe to J7 of the test fixture. Ensure the + polarity on the probe lines up with D+ on the fixture.
4. Recall the HS\_SQ\_1.SET oscilloscope setup by selecting [Load] >> [Setup...] from the [File] pull down menu.
5. Connect the upstream port of the hub to a high-speed root port of the test bed computer.
6. Connect the [TEST PORT] of the Host High-speed Signal Quality test fixture into the downstream facing port under test of the hub. Apply power to the hub.
7. Click the [Enumerate Bus] button once. The hub under test should be enumerated with the hub's VID shown together with the USB address.
8. Select TEST\_PACKET from the Port Control drop down menu. Enter the port number of the hub port being tested and click [EXECUTE]. This forces the hub port under test to continuously transmit test packets.




Hub Downstream TEST\_PACKET

9. Using the oscilloscope, verify test packets are being transmitted from the port under test. Adjust the trigger level as necessary. If a steady trigger cannot be obtained by adjusting the



trigger level, try slight change to the “trigger holdoff”. “Holdoff” can be adjusted by selecting [Setup] pull down menu >> [Trigger...] >> [Conditioning...] button.

10. Pause the oscilloscope acquisitions using the [STOP] button.
11. On the oscilloscope adjust the two vertical cursors around one test packet, one just before the sync field and the other just after the EOP. Refer to the following figure.



Test Packet – Downstream Facing Ports

12. From the Infiniium 54846A [Analyze] pull down menu, select [USB Test] to invoke the USB test.
13. On the USB test option graphical user interface select, select Signal Integrity in [USB Test] section.  
High-speed Near End (Leave the [Tier] setting to 6)
14. Enter a descriptive file name (e.g. TIDxxxxxxx DSNE port 1.tsv) in [Save Results - Data File] blank.
15. Verify that the directory path, file name and test selected are correct. Click on [Start Test] at the bottom of USB test option
16. The result will be displayed on in the Internet Explorer. Verify the Signal eye, EOP Width, and Signaling Rate all pass. The results displayed in the Internet Explorer window are also recorded to an HTML report located in the directory specified in the “Data Path” (e.g. c:\scope\data). Record the test result in EL\_2, EL\_3, EL\_6, and EL\_7.

17. Save all files created during the tests. To save the results to a floppy disk, insert a floppy to the Infiniium's floppy drive and click on [Copy Results] after closing the Internet Explorer.
18. Disconnect the test fixture from downstream facing port just tested. Reconnect it to the next downstream facing port to be tested.
19. Repeat steps 6 through 18 for all remaining ports.
20. Cycle power on the hub under in preparation for subsequent tests.

**Note:** A specific port fails to enter TEST\_PACKET mode after TEST\_PACKET command has been issued to the hub a number of times. Cycle power on the hub and click [Enumerate Bus] will alleviate this problem.

## 4.6 Hub Jitter – Downstream Facing Ports (EL\_47)


This section applies only to the downstream facing ports of the hub under test.

**Note:** This test cannot be performed with the current USB Electrical Test Analysis Scripts provided by USB-IF. New version of USB Electrical Test Analysis Scripts will be available soon.

1. Attach the 5V power supply to J8 of the Host High-speed Signal Quality test fixture. Set the Test switch of the test fixture to the TEST position. Verify green POWER LED (D1) and the yellow TEST LED (D2) are both lit.
2. Attach the differential probe to J7 of the test fixture. Ensure the + polarity on the probe lines up with D+ on the fixture. Recall the HS\_SQ\_1.SET oscilloscope setup by selecting [Load] >> [Setup...] from the [File] pull down menu.
3. Connect the upstream port to a known good high-speed root port of the test bed computer using a 4-inch USB cable. Click the [Enumerate Bus] button once. The hub under test should be enumerated with the hub's VID shown together with the USB address.
4. Connect the [TEST PORT] of the Host High-speed Signal Quality test fixture into the downstream facing port under test of the hub.


**Note:** The known good high-speed root port should have excellent signal quality eye and minimum clock jitter. A host controller with poor eye quality or clock jitter will tend to negatively affect the result of the hub under test.

5. Select TEST\_FORCE\_ENABLE from the Port Control drop down menu. Enter the port number of the hub port being tested and click [EXECUTE] once to force-enable the hub port under test.




Force-Enable Hub Downstream Port

6. Select PARENT PORT TEST\_PACKET from the Hub Command drop down menu and click [EXECUTE]. This forces the parent port in which the hub is connected to continuously put out test packets. The hub port under test repeats these test packets and is ready for signal quality and jitter tests.



Placing Parent Port in TEST\_PACKET

7. Using the oscilloscope, verify test packets are being transmitted from the hub port under test. Adjust the trigger level as necessary.
8. Pause the oscilloscope acquisitions using the [STOP] button.
9. On the oscilloscope place the two vertical cursors around one test packet, one just before the sync field and the other just after the EOP. Refer to the following figure for reference.



Test Packet – Downstream Facing Repeater Jitter

10. From the Infiniium 54846A [Analyze] pull down menu, select [USB Test] to invoke the USB test .
11. On the USB test option graphical user interface select, select Signal Integrity in [USB Test] section.  
High-speed Near End (Leave the [Tier] setting to 6)
12. Enter a descriptive file name (e.g. TIDxxxxxxxxDSNE hub jitter.tsv) in [Save Results - Data File] blank .
13. Verify that the directory path, file name and test selected are correct. Click on [Start Test] at the bottom of USB test option.
14. The result will be displayed on in the Internet Explorer. Verify the Signal eye, EOP Width, and Signaling Rate all pass. The results displayed in the Internet Explorer window are also recorded to an HTML report located in the directory specified in the "Data Path" (e.g. c:\scope\data). Record the test results in EL\_47.
15. Repeat step 4 through step 14 for all remaining ports.
16. Save all files created during the tests. To save the results to a floppy disk, insert a floppy to the Infiniium's floppy drive and click on [Copy Results] after closing the Internet Explorer. . Close the Infiniium USB test option by clicking [Exit] button. Cycle power on the hub under test in preparation for the subsequent test.

## 4.7 Hub Disconnect Detect (EL\_36, EL\_37)


Please note that the Disconnect Detect tests in this section apply only to downstream facing ports of the hub.

This section uses the Disconnect test fixture to verify the disconnect thresholds of the port under test by simulating the disconnect condition.

When the TEST switch on the test fixture is in the Test position, the port under test is subjected to a threshold <525mV. The port should not detect a disconnection.


When the TEST switch is in the Normal position, the port under test is subjected to a threshold >625mV. The port should detect a disconnection.

1. Attach the 5V power supply to Disconnect test fixture (J8).
2. Attach the differential probe to J7 of the test fixture. Ensure the + tip on probe lines up with D+ on the fixture. Recall the DISCDETE.SET oscilloscope setup by selecting [Load] >> [Setup...] from the [File] pull down menu.
3. Set the TEST switch to the Test position. Verify the green Power LED (D1) is lit, and the yellow Test LED (D2) is also lit. This sets the test fixture to emulate a must-not-disconnect threshold.
4. Cycle power on the hub under test. Click [Enumerate Bus] once and verify the hub successfully enumerates. Attach the [TEST PORT] of the test fixture to the port under test. In the HS Electrical Test Tool – Hub Test menu select TEST\_FORCE\_ENABLE from the Port Control window. Enter the port number and click [EXECUTE] once and ensure the operation is successful in the Status Window.




Force-Enable Hub Downstream Port

5. Click the Disconnect Notify check box to monitor the disconnect status in the Status Window.





### Enable Disconnect Notify

6. Using the oscilloscope, verify the SOF packets are being transmitted from the port under test. The differential amplitude should be less than  $\pm 525\text{mV}$ . Verify that the Status Window does not display Disconnect Event Detected. Record the pass/fail result in EL\_37.



7. Set the TEST switch of the Disconnect test fixture to the Normal position and verify the yellow TEST LED (D2) is not lit.
8. Using the oscilloscope monitor the differential amplitude of the SOF. It should be greater than  $\pm 625\text{mV}$ . Verify that the Status Window now displays the Disconnect Event Detected. Record the pass/fail result in EL\_36.



#### Disconnect Event Detected


9. Return the TEST switch on the fixture back to the TEST position and verify the yellow TEST LED (D2) is lit.
10. Repeat step 4 through 9 for all the remaining ports.
11. Remove the Disconnect test fixture from the port under test before proceeding.

### **4.8 Hub Packet Parameters – Upstream Facing Port (EL\_21, EL\_22, EL\_25)**

1. Connect the [INIT PORT] of the Device Signal Quality test fixture into a high-speed capable port of the test bed computer.
2. Connect the Device Signal Quality test fixture [TEST PORT] into B receptacle of the upstream facing port under test of the hub. Apply power to the hub.


**Note:** The use of the Device High-speed Signal Quality test fixture makes it possible to trigger on packets generated by the device because the differential probe is located closer to the device transmitter, hence the device packets are larger in amplitude.

3. Attach the channel 1 differential probe to J7 on the fixture near the device connector. Ensure the + polarity on the probe lines up with D+ on the fixture.
4. Recall the PACKPARA.SET oscilloscope setup by selecting [Load] >> [Setup...] from the [File] pull down menu.
5. Exit the HS Electrical Test Tool – Hub Test menu by clicking the [Return to Main button].
6. From the HS Electrical Test Tool main menu select Device and click [TEST] to enter the Device Test menu.



HS Electrical Test Tool Main Menu

7. The HS Electrical Test Tool – Device Test menu should appear as in the figure:




HS Electrical Test Tool – Device Test Menu

8. Using the oscilloscope, verify SOFs (Start Of Frame) packets are being transmitted on the port under test. You may need to lower the trigger level to somewhat below 400mV.
9. Now raise the oscilloscope's trigger level slowly until it doesn't trigger on SOFs (or any host traffic). Typically this is around or slightly below 400mV, depending on the hub and the



length of cable used on the fixture. Ensure the oscilloscope is “RUN”ing and “Trig’d” mode. Use [Sweep] button in the front panel to adjust the mode if oscilloscope is in any other mode.

10. In the HS Electrical Test Tool – Device Test ensure the hub under test is selected (highlighted). Select SINGLE STEP SET FEATURE from the Device Command window.



Single Step Set Feature on the Device Downstream of the Hub


11. Click [EXECUTE] once. The oscilloscope capture should appear as follows. Press [STOP] on the oscilloscope to pause it from further trigger. If the oscilloscope doesn't trigger on the device traffic the trigger level is set too high. Lower the trigger level slightly (but not so low that it triggers on host SOFs) and repeat from step 8.



Host and Hub Packets

12. Use [Horizontal] knobs or the Zoom Box feature of the oscilloscope, measure the sync field length (number of bits) of the third (from device) packet on the oscilloscope and verify that it is 32 bits per EL\_21 (to use the Zoom Box feature, press left button and drag oscilloscope's


mouse around the given packet to draw the “Zoom Box”, and click inside the box to zoom in). Refer to the figure below for the reference waveform. Note that Sync Field starts from the high-speed idle transitions to a falling edge (due to the first zero). Count both rising and falling edges until the first two consecutive 1’s and include the first 1. There must be 32 bits. Record the number in EL\_21.



Sync Field Width – Upstream Packet

- Measure the EOP length (number of bits) of the third packet on the oscilloscope and verify that it is 8 bits per EL\_25. It is advisable to use the cursors to measure the EOP pulse width to determine the number of bits, based on 2.08nS/bit (480Mbps). Record the result in EL\_25.

**Note:** EOP could appear as a negative going pulse, or a positive going pulse on differential measurement. The figure below illustrates the negative going pulse.



EOP Width – Upstream Packet


- Measure the inter-packet gap between the second (from host) and the third (from the hub in respond to the host's) packets shown on the oscilloscope by using the marker function of the oscilloscope. Markers can be accessed from [Measure] pull down menu or by pressing the

[Marker] keys just below the display. The second is a host packet and the third (of higher amplitude) is the hub's response. Compute the number of bits by dividing the time measure by 2.08S. The requirement is it must be between 8 bits and 192 bits. (EL\_22). Record the computed number of bits in EL\_22. One more sample of the inter-packet gap will be measured in the next few steps.




Inter-Packet Gap – Transmit after Receive

15. Ensure the oscilloscope is armed. In the HS Electrical Test Tool - Device Test menu, Click the [Step] button once. This is the second step of the two-step Single Step Set Feature command.



Step Button of the SINGLE STEP SET FEATURE

16. The captured oscilloscope acquisition should appear as follows. Press [STOP] on the oscilloscope to pause it from further trigger.



Hub Packet Following Host Packet


17. Measure the inter-packet gap between the first (from host) and the second (from the hub in respond to the host's) packets shown on the oscilloscope. The first (of lower amplitude) is from the host and the second (of higher amplitude) is a hub's response. Compute the number of bits by dividing the time measure by 2.08nS. The requirement is it must be between 8 bits and 192 bits. (EL\_22). Record the computed number of bits in EL\_22.
18. Exit the HS Electrical Test Tool – Device Test menu by clicking the [Return to Main] button.
19. From the HS Electrical Test Tool main menu select Hub and click [TEST] to enter the Hub Test menu.

#### 4.9 Hub Receiver Sensitivity – Upstream Facing Port (EL\_16, EL\_17, EL\_18)

This section tests the sensitivity of the receivers on the upstream facing port of the hub under test. An Agilent 81130A Pulse/Pattern Generator emulates the "IN" command from the hub port to device address 1.


1. Attach the 5V power supply to the Device Receiver test fixture (J8) and verify green power LED (D1) is lit. Leave the TEST switch at the Normal position. The yellow LED (D2) should be off.
2. Connect the [INIT PORT] of the fixture to a port on the Test Bed Computer. Connect the [TEST PORT] of the fixture to the upstream facing port of the hub under test. Apply power to the hub. Click [Enumerate Bus] and verify that the hub enumerates properly.
3. Two sets of SMA cables are required, each with a 6dB attenuators inserted. Connect the 6dB attenuators to OUTPUT1 and OUTPUT2 of Agilent 81130A Pulse/Pattern Generator. Connect OUTPUT 1 to SMA2, and OUTPUT 2 to SMA1 of the Device Receiver Sensitivity test fixture using the SMA cables.

4. Disconnect an 1161A miniature passive probe from Ch1 of oscilloscope, and connect Ch1 of oscilloscope and the 1103 Tekprobe Power Supply with a short BNC cable. Connect the differential probe to the test fixture at J7. Recall the RCVRSSENS.SET oscilloscope setup by selecting [Load] >> [Setup...] from the [File] pull down menu.
5. On the 81130A, select the [MEMCARD] softkey. If [MEMCARD] is not in the menu, press [MORE] key until [MEMCARD] comes up. The content of the memory will appear on the screen (For creating the setup file, refer to the Appendix B). Use the cursor and the rotary knob to select the [MIN\_ADD1.ST0] setup file. Move the cursor to [Perform Operation] and turn the knob to select [Recall]. Then press [ENTER] key to load it. This generates “IN” packets (of compliant amplitude) with a 12-bit SYNC field.
6. On the HS Electrical Test Tool – Hub Test menu, select TEST\_SE0\_NAK from the Hub Command drop down menu. Click [EXECUTE] once to place the hub into TEST\_SE0\_NAK test mode.



TEST\_SE0\_NAK – Hub Upstream Port


7. Place the test fixture Test Switch (S1) into the TEST position. This switches in the data generator in place of the host controller. The data generator emulates the “IN” packets from the host controller.
8. Verify that all packets from the data generator are NAK'd by the port under test. Record the Pass/Fail in EL\_18.
9. On the data generator select [MEMCARD] softkey. If [MEMCARD] is not in the menu, press [MORE] key until [MEMCARD] comes up. The content of the memory will appear on the screen (For creating the setup file, refer to the Appendix B). Use the cursor and the rotary knob to select the IN\_ADD1.ST0 setup file. Move the cursor to [Perform Operation] and turn the knob to select [Recall]. Then press [ENTER] key to load it.
10. Verify that all packets are NAK'd while signaling from the data generator is about at the 400 mV nominal threshold. The oscilloscope should look like the following figure.




Receiver Respond with NAK to IN from Data Generator

11. Adjust the output level of each channel as follows:
12. Select the [LEVELS] softkey. If [LEVELS] is not in the menu, press [MORE] key until [LEVELS] comes up. Then move the cursor to the numeric value for [High] voltage value. Adjust the output level with the rotary knob or using the number keys while monitoring the actual level on the oscilloscope. Use the cursor arrow buttons to select the channel to change.
13. Reduce the amplitude of the data generator packets in 20mV steps (on the generator before the attenuator) while monitoring the NAK response from the device on the oscilloscope. The adjustment should be made to both channels such that OUTPUT1 and OUTPUT2 are matched, as indicated by the data generator readout. Reduce the amplitude until the NAK packets begins to become intermittent. At this point, increase the amplitude such that the NAK packet is not intermittent. This is just above the minimum receiver sensitivity levels before squelch
14. Measure the Zero to Positive Peak and Negative Peak of the packet from the data using the following method. First, use the oscilloscope mouse to draw the zoom box around the data generator packet by pressing the “left” button and dragging the mouse. Zoom in the waveform by clicking inside the “Zoom Box” (see the “Zoom Box” figure below). Repeat this step until the packet becomes adequate size for the measurement (see the “Measuring the Packet Amplitude” figure below).
15. Press [Marker A] below the oscilloscope display to turn on the markers. Click the “right” mouse button in the “Markers” section at the bottom of the oscilloscope display, and select “Markers Manual Placement”. Drag [By] to the Positive Peak and Drag [Ay] to the Negative Peak. The peak should be taken at the plateaus of the wider pulses to avoid inflated reading due to overshoots. Read out the [Ay] and [By] values and record the measurement in EL\_17 (see the “Measuring the Packet Amplitude” figure below). As long as the receiver continue to

NAK the data generator packet above  $\pm 150\text{mV}$ , it is considered pass the test. Record PASS/FAIL in EL\_17.




Zoom Box



Measuring the Packet Amplitude

- Click “right” mouse button in the main oscilloscope screen with no waveform. From the menu, select “Undo Zoom” until screen shot from step 9 comes up. Now further reduce the amplitude of the packet from the data generator in small steps. Still maintaining balance between OUTPUT1 and OUTPUT2 until the receiver just cease to respond with NAK. This is the squelch level of the receiver.

17. Measure the Zero to Positive Peak and Negative Peak of the packet from the data generator using the method described in step 15 and 16. Record the measurement in EL\_16. As long as the receiver ceases to NAK the data generator packet below  $\pm 100\text{mV}$ , it is considered pass the test. Record PASS/FAIL in EL\_16.



Measuring the Packet Amplitude

18. Cycle power on the hub to prepare for the subsequent test.

**Note:** With certain devices making an accurate zero-to-peak measurement of the In packet from the data generator may be difficult due to excessive reflection artifacts. Also, on devices with captive cable, the measured zero-to-peak amplitudes of the In packet at the test fixture could be significantly higher than that seen by the device receiver. In these situations, it is advisable to make the measurement near the device receiver pins on the PCB.

#### 4.10 Hub Repeater Test – Downstream Facing Ports (EL\_42, EL\_43, EL\_44, EL\_45, EL\_48)

This section requires two sets of differential probes, one for monitoring packets at the upstream facing port while the other one for monitoring packets at a downstream facing port. One differential probe is needed at Channel 1 of the oscilloscope. A second differential probe is needed at Channel 3. A Host Signal Quality fixture and a Device Signal Quality fixture are needed.


**Note:** Although most hubs have multiple downstream ports, it is acceptable to only test one port for the economy of test time.

1. Connect the Device Signal Quality test fixture between the upstream facing port of the hub and the host controller port. Attach the Channel 1 diff probe to J7 of the fixture. Ensure the + polarity on the probe lines up with D+ on the fixture.
2. Connect the Host Signal Quality test fixture between the downstream port under test of the hub and a known-good high-speed device. Attach the Channel 3 diff probe to J7 of the




fixture. Ensure the + polarity on the probe lines up with D+ on the fixture. Ensure the 50 ohm BNC output for the Channel 3 diff probe is connected to Channel 3 of the oscilloscope with the short BNC cable. Connect a known-good high-speed device to the [INIT PORT] of this test fixture. Apply power to the hub and the known good device.

- Click the [Enumerate Bus] button once. The hub under test should be enumerated with the hub's VID shown together with the USB address. Likewise the known good device should be enumerated with it's VID shown together with the hub port in which it is connected.



#### Hub and DS Device Enumerated

- Recall the REPEATER.SET oscilloscope setup by selecting [Load] >> [Setup...] from the [File] pull down menu.
- Using the oscilloscope, verify SOF (Start Of Frame) packets are being transmitted on the downstream facing port (on Channel 3). Capture a SOF packet and pause the acquisition with the [STOP] button. The captured oscilloscope acquisition should appear as follows.



Packet Delay – Downstream Facing Repeater

6. Measure the delay between the start of packet between the hub's upstream facing port (Channel 1) and the hub's down stream facing port under test (Channel 3) as in the cursor positions in the figure. This is the delay of the SOF packet through the hub. Verify this is no more than 79nS (36 bits plus 4nS). Record the result in EL\_48.
7. Count the number of bits in the sync field on Channel 3. Each falling or rising edges counts as one bit (consecutive zeros in NRZI format), up to and include the first no transition (due to the first one that follows the consecutive zeros in NRZI format). Refer to the lower trace (Ch 3) in following figure for example. In this case, the downstream SOF (Ch 3) only has 28 bits in the sync field because it truncates 4 bits from the 32 bits total on the upstream SOF (Ch 1). Determine the number of sync bit truncated by the hub. Record the result into EL\_42.



### Sync Bits – Downstream Facing Repeater


8. Verify also that the sync field in Channel 3 is not corrupted, when compared to that in Channel 1 except the truncation of consecutive zeros (as determined in step 7). Record the result in EL\_43.
9. Measure the time of the EOP width of the packet in Channel 1. Measure the time of the EOP width of the packet in Channel 3. Determine the number of bits of each by dividing the measurement by 2.08nS. Verify the number of bits in Channel 3 does not have 4 more bits (EOP dribble) than that in Channel 1 (which should be 40 bits). Record the result in EL\_44.
10. Verify also that the EOP in Channel 3 is not corrupted. Record the result in EL\_45.

### **4.11 Hub Repeater Test – Upstream Facing Port (EL\_42, EL\_43, EL\_44, EL\_45)**

This section also requires two sets of differential probes, one for monitor packets at the upstream facing port while the other one for monitor packets at a downstream facing port. In order to be able to trigger on a packet from the device, the diff probe on Channel 3 now needs to be placed nearer to the device than the hub port. This is accomplished by using a fixture that allows probing near the device. Please note that the two test fixtures in this section are interchanged with respect to the connections in section 4.10.


1. Connect the Host Signal Quality test fixture between the upstream facing port of the hub and the host controller port. Attach the Channel 1 diff probe to J7 of the fixture. Ensure the + polarity on the probe lines up with D+ on the fixture.
2. Connect the Device Signal Quality test fixture between the downstream port under test of the hub and a known-good high-speed device. Attach the Channel 3 diff probe to J7 of the fixture. Ensure the + polarity on the probe lines up with D+ on the fixture. Connect a known-good high-speed device to the [TEST PORT] of this test fixture. Apply power to the hub and the known good device.
3. Click the [Enumerate Bus] button once. The hub under test should be enumerated with the hub's VID shown together with the USB address. Likewise the known good device should be enumerated with the it's VID shown together with the hub port in which it is connected.
4. Recall the HUBUP.SET oscilloscope setup by selecting [Load] >> [Setup...] from the [File] pull down menu.
5. Using the oscilloscope, verify SOFs (Start Of Frame) packets are being transmitted on the downstream facing port (on Channel 3). You may need to lower the trigger level to somewhat below 400mV.
6. Now raise the oscilloscope trigger level slowly until it just stop being triggered on the SOFs (or any host traffic). Typically this is around or slightly below 400mV, depending on the hub and the length of cable used on the fixture. Ensure the oscilloscope is "RUN"ing and "Trig'd" mode. Use [Sweep] button in the front panel to adjust the mode if oscilloscope is in any other mode.

7. In the HS Electrical Test Tool – Hub Test menu select SINGLE STEP SET FEATURE from the Downstream Device Control drop down menu and click [EXECUTE] once.



#### SINGLE STEP SET FEATURE – Downstream Device


8. The captured oscilloscope sample should appear as the figure below. If the oscilloscope doesn't trigger on the hub traffic the trigger level is set too high. Lower the trigger level slightly (but not so low that it triggers on host SOFs) and repeat from step 5. Press [STOP] on the oscilloscope trigger.



#### Packet Repeated to Upstream – Top Trace


9. Count the number of bits in the sync field on the third packet in Channel 1. Each falling or rising edges counts as one bit (consecutive zeros in NRZI format), up to and include the first no transition (due to the first one that follows the consecutive zeros in NRZI format). Refer to the top trace (Ch 1) in the following figure that has 28 bits in the sync field for example. Verify the truncation of the sync field is no more than 4 bits (the number of sync bits in

channel 1 should not be more than 4 bit less than that in channel 3). Record the result in EL\_42.



Sync Bit Truncation – No More than 4 Bits (change picture)

10. Verify also that the sync field in Channel 1 is not corrupted, when compared to that in Channel 3 except the truncation of consecutive zeros (as determined in step 9). Record the result in EL\_43.
11. Measure the time of the EOP width of the packet in Channel 1. Measure the time of the EOP width of the packet in Channel 3. Refer to the following figure for reference. Determine the number of bits of each by dividing the measurement by 2.08nS. Verify the number of bits in Channel 1 is no more than 4 bits than that in Channel 3 (which should be 8 bits). Record the result in EL\_44.




EOP Width – No More Than 4 Added Bits (change picture)

12. Verify also that the EOP in Channel 3 is not corrupted. Record the result in EL\_45.
13. Disconnect both differential probes. Disconnect the connection on the hub's downstream facing port.

#### 4.12 Hub CHIRP Timing – Upstream Facing Port (EL\_28, EL\_29, EL\_31)

This test applies only to the upstream facing port of the hub under test.

1. Attach the [INIT PORT] of the Device High-speed Signal Quality test fixture into a USB 2.0 compliant port of the HS host controller.
2. Disconnect the BNC cables from Channel-1 and Channel-3. Place one 1161A miniature passive probe to Channel-1 and another probe to Channel-3. Connect these probes to the test fixture at J7. Connect Ch1 to D- and Ch3 to D+. Connect the probe grounds to J10 and J11.
3. Recall the CHRP1&3.SET oscilloscope setup by selecting [Load] >> [Setup...] from the [File] pull down menu.
4. Attach the [TEST PORT] of the fixture to the upstream port of the hub. Apply power to the hub. Click [Enumerate Bus] and capture the CHIRP handshake as in the figure below.



Hub Chirp (Speed Detection)

5. Measure the hub's CHIRP-K latency ( $T_{WTRSTFS}$ ) in response to the reset from the upstream host port. Verify this timing is  $2.5\mu s \leq T_{WTRSTFS} \leq 3.0\text{mS}$ . Record the result in EL28.



Hub Chirp-K Latency


6. Measure the hub's CHIRP-K duration. Verify this assertion time is  $1.0\text{mS} (T_{UCH}) \leq \text{CHIRP-K duration} \leq 7.0\text{mS} (T_{UCHEND})$ . Record the result in EL\_29.
7. Following the host assertion of alternate sequence of Chirp-K and Chirp-J, the hub must respond by turning on its high-speed terminations. This is evident by a drop of amplitude of the alternate Chirp-K and Chirp-J sequence from the 800mV nominal to the 400mV nominal.

Measure the time from the beginning of the last J in the Chirp K-J-K-J-K-J (3 pairs of Chirp-K-J's) to the time when the hub turns on the high-speed terminations. Verify this is less than or equal to 500us. Record the measurement in EL\_31.


8. In addition to turning on its high-speed terminations, the hub must also disconnect the D+ pull-up resistor in respond to the host's assertion of alternate sequence of Chirp-K and Chirp-J. The evidence is a slight drop of the D+ level during the Chirp-K from the host. Measure the time from the beginning of the last J in the Chirp K-J-K-J-K-J (3 pairs of Chirp-K-J's) to the time when the D+ pull-up resistor is disconnected. Verify this is less than or equal to 500us. Record the measurement in EL\_31.

#### 4.13 Hub Suspend/Resume/Reset Timing – Upstream Facing Port (EL\_27, EL\_28, EL\_38, EL\_39, EL\_40)

1. Plug the [INIT PORT] of the Device High-speed Signal Quality test fixture into a high-speed capable port of the test bed computer.
2. Connect Channel 1 and Channel 3 1161A miniature passive probes to the test fixture at J7. Connect Ch1 to D- and Ch3 to D+. Connect the probe grounds to J10 and J11.
3. Attach the [TEST PORT] of the fixture to the upstream port of the hub. Apply power to the hub. Click the [Enumerate Bus] button once. The hub under test should be enumerated with the hub's VID shown together with the USB address.
4. Recall SUSP1&3.SET oscilloscope setup by selecting [Load] >> [Setup...] from the [File] pull down menu.
5. On the HS Electrical Test Tool – Hub Test menu, select SUSPEND from the Hub Command drop down menu. Click [EXECUTE] once to place the hub into suspend. The captured suspend transition should appear as in the figure below.








Response to Suspend from Host - Upstream Facing Port

6. Measure the time interval from the end of last SOF packet issued by the hub to when the hub attached its full speed pull-up resistor on D+. This is the time between the END of the last SOF packet and the rising edge transition to full speed J-state. Verify this time is between 3.000mS and 3.125mS ( $T_{TWTHS}$ ). Record the result in EL\_38.
7. Ensure the oscilloscope is armed. Set trigger to “Auto” by pressing [sweep] button of the oscilloscope to verify the device is still in the suspend state. The D+ should be at 3.3V nominal. The D- should be less than 0.7V. Record the Pass/Fail result in EL\_39.

The following steps verify the Resume response of the hub under test.

8. Recall RESUM1&3.SET oscilloscope setup by selecting [Load] >> [Setup...] from the [File] pull down menu. Ensure the oscilloscope is armed.
9. On the HS Electrical Test Tool – Hub Test menu, select RESUME from the Hub Command drop down menu. Click [EXECUTE] once to resume the hub from suspend. The captured resume transition should appear as in the figure below.





Hub Resumes to High-speed

10. The hub should resume the high-speed operation, which is indicated by the presence of high-speed SOF packets (with 400mV nominal amplitudes) following the K State driven by the host controller. The presence of SOF at 400mV nominal amplitude indicates the hub resumes back to high-speed operation. Record the Pass/Fail result in EL\_40.

The following steps verify the hub resumes back to high-speed operation after being reset from operating in high-speed.

11. Recall RSTFHS1&3.SET oscilloscope setup by selecting [Load] >> [Setup...] from the [File] pull down menu.
12. On the HS Electrical Test Tool – Hub Test menu, select RESET from the Hub Command drop down menu. Click [EXECUTE] once to reset the hub operating in high-speed. The captured resume transition should appear as in the figure below.




Hub's Chirp-K in Respond to Reset from High-speed

13. The device should transmit a chirp handshake following the reset. Measure the time between the beginning of the last SOF before the rest and the start of the device Chirp-K. Verify this is between 3.1mS and 6mS. Record the Pass/Fail result in EL\_27.


The following steps verify the hub's chirp response after being reset from suspend.

14. Recall the RSTRSUSP1&3.SET oscilloscope setup by selecting [Load] >> [Setup...] from the [File] pull down menu.
15. On the HS Electrical Test Tool – Hub Test menu, select SUSPEND from the Hub Command drop down menu. Click [EXECUTE] once to place the device into suspend.




### Hub Suspend

16. Ensure the oscilloscope is armed. Set trigger to “Auto” by pressing [sweep] button of the oscilloscope to verify the device is still in the suspend state. The D+ should be at 3.3V nominal. The D- should be less than 0.7V. When done, set trigger back to “Trig’d” by pressing [sweep] button.
17. Ensure the oscilloscope is armed. On the HS Electrical Test Tool – Hub Test menu, select RESET from the Hub Command drop down menu. Click [EXECUTE] once to reset the device in suspend. The captured reset from suspend transition should appear as in the figure below.



### Hub Reset From Suspend




Device Reset from Suspend

18. The hub responds to the reset with the Chirp-K. Measure the time between the falling edge of the D+ and the start of the device chirp-K. Verify this is between 2.5us and 3ms. Record the Pass/Fail result in EL\_28.

#### 4.14 Hub Test J/K, SE0\_NAK – Upstream Facing Port (EL\_8, EL\_9)


1. Attach the 5V power supply to J8 of the Device High-speed Signal Quality test fixture.
2. Verify the green Power LED (D1) is lit, and the yellow Test LED (D2) is off.
3. Connect the [TEST PORT] of the Device High-speed Signal Quality test fixture into the upstream facing port of the hub under test. Connect the [INIT PORT] of the test fixture to a port of the Test Bed Computer. Apply power to the hub. Click [Enumerate Bus] button once. Verify that it is enumerated in the HS Electrical Test Tool – Hub Test menu.
4. On the HS Electrical Test Tool – Hub Test menu select TEST\_J from the Hub Command drop down menu. Click [EXECUTE] once to place the hub into TEST\_J test mode.



5. Switch the test fixture into the TEST position. Using a DVM measure the DC voltage on the D+ line at J7 with respect to ground (pin J10 and J11 are ground pins). Record in section EL\_8.
6. Using a DVM measure the DC voltage on the D- line at J7 with respect to ground. Record in section EL\_8. Return the Test switch to the NORMAL position.
7. Cycle the hub power. This restores the hub to normal operation.
8. On the HS Electrical Test Tool – Hub Test menu click [Enumerate Bus], select TEST\_K from the Hub Command drop down menu. Click [EXECUTE] once to place the hub into TEST\_K test mode.
9. Switch the test fixture into the TEST position. Using a DVM measure the DC voltage on the D+ line at J7 with respect to ground (pin J10 and J11 are ground pins). Record in section EL\_8.
10. Using a DVM measure the DC voltage on the D- line at J7 with respect to ground. Record in section EL\_8. Return the Test switch to the NORMAL position.
11. Cycle the hub power. This restores the hub to normal operation.
12. On the HS Electrical Test Tool – Hub Test menu click [Enumerate Bus] once. Select TEST\_SE0\_NAK from the Hub Command drop down menu. Click [EXECUTE] once to place the hub into TEST\_SE0\_NAK test mode.
13. Switch the test fixture into the TEST position. Using a DVM measure the DC voltage on the D+ line at J7 with respect to ground (pin J10 and J11 are ground pins). Record in section EL\_9.
14. Using a DVM measure the DC voltage on the D- line at J7 with respect to ground (pin J10 and J11 are ground pins). Record in section EL\_9. Return the Test switch to the NORMAL position.
15. Cycle the hub power to prepare the hub for the subsequent tests.

#### 4.15 Hub Test J/K, SE0\_NAK – Downstream Facing Ports (EL\_8, EL\_9)

1. Attach the 5V power supply to Host Signal Quality test fixture (J8) and verify the green Power LED (D1) is lit. Place the TEST Switch (S1) in the Test position. Verify the yellow TEST LED is lit.
2. Attach the test fixture into the downstream facing port under test. Apply power to the hub.
3. On the HS Electrical Test Tool – Hub Test menu click [Enumerate Bus] once. Select TEST\_J from the Port Control drop down menu. Enter the port number and click [EXECUTE] once to place the port under test into TEST\_J test mode.



4. Using a DVM measure the DC voltage on the D+ line at J7 with respect to ground (pin J10 and J11 are ground pins). Record in section EL\_8.
5. Using a DVM measure the DC voltage on the D- line at J7 with respect to ground. Record in section EL\_8.
6. On the HS Electrical Test Tool – Hub Test menu click [Enumerate Bus] once. Select TEST\_K from the Port Control drop down menu. Enter the port number and click [EXECUTE] once to place the port under test into TEST\_K test mode.
7. Using a DVM measure the DC voltage on the D+ line at J7 with respect to ground (pin J10 and J11 are ground pins). Record in section EL\_8.
8. Using a DVM measure the DC voltage on the D- line at J7 with respect to ground. Record in section EL\_8.
9. On the HS Electrical Test Tool – Hub Test menu click [Enumerate Bus] once. Select TEST\_SE0\_NAK from the Port Control drop down menu. Enter the port number and click [EXECUTE] once to place the port under test into TEST\_SE0\_NAK test mode.
10. Using a DVM measure the DC voltage on the D+ line at J7 with respect to ground (pin J10 and J11 are ground pins). Record in section EL\_9.
11. Using a DVM measure the DC voltage on the D- line at J7 with respect to ground (pin J10 and J11 are ground pins). Record in section EL\_9.

12. Repeat step 2 through 11 for the remaining ports.

**Note:** A specific port fails to enter the specific test mode after test mode commands have been issued to the hub a number of times. Cycle power on the hub will alleviate this problem.



## Appendix A

### A.4 Hub High-speed Electrical Test Data

This section is for recording the actual test result. Please use a copy for each device to be tested.

#### A.4.2 Vendor and Product Information

	Please fill in all fields. Please contact your silicon supplier if you are unsure of the silicon information.
Test Date	
Vendor Name	
Vendor Complete Address	
Vendor Phone Number	
Vendor Contact, Title	
Test ID Number	
Product Name	
Product Model and Revision	
USB Silicon Vendor Name	
USB Silicon Model	
USB Silicon Part Marking	
USB Silicon Stepping	
Tested By	

### A.4.3 Legacy USB Compliance Tests

#### Legacy USB Compliance Checklist

Legacy Test	Pass/Fail	Comments
LS SQ (Downstream)		
FS SQ (Upstream and Downstream)		
Inrush (Upstream)		
Drop/Droop (Downstream)		
Interop		

P = PASS

F = FAIL

N/A = Not applicable

### A.4.4 Hub High-speed Signal Quality – Upstream Facing Port (EL\_2, EL\_46, EL\_6, EL\_7)

EL\_2 A USB 2.0 high-speed transmitter data rate must be 480 Mb/s  $\pm 0.05\%$ .

**Reference documents:** *USB 2.0 Specification*, Section 7.1.11.

- ☐ Pass
- ☐ Fail
- ☐ N/A

Comments:

EL\_46 A hub upstream repeater must meet Template 1 transform waveform requirements measured at TP3.

**Reference documents:** *USB 2.0 Specification*, Section 7.1.2.2.

- ☐ Pass
- ☐ Fail
- ☐ N/A

Comments:

EL\_6 A USB 2.0 HS driver must have 10% to 90% differential rise and fall times of greater than 500 ps.

**Reference documents:** *USB 2.0 Specification*, Section 7.1.2.2.

- ☐ Pass
- ☐ Fail
- ☐ N/A

Comments:

EL\_7 A USB 2.0 HS driver must have monotonic data transitions over the vertical openings specified in the appropriate eye pattern template.

**Reference documents:** *USB 2.0 Specification*, Section 7.1.2.2.

- ☐ Pass
- ☐ Fail
- ☐ N/A

Comments:

#### A.4.5 Hub High-speed Signal Quality – Downstream Facing Ports (EL\_2, EL\_3, EL\_6, EL\_7)

EL\_2 A USB 2.0 high-speed transmitter data rate must be 480 Mb/s  $\pm 0.05\%$ .

**Reference documents:** *USB 2.0 Specification*, Section 7.1.2.2.

Port	P1	P2	P3	P4	P5
PASS					
FAIL					
NA					

**Overall Result:**

- ☐ Pass

- ☐ Fail
- ☐ N/A

Comments:

EL\_3 A USB 2.0 downstream facing port must meet Template 1 transform waveform requirements measured at TP2 (each hub downstream port).

**Reference documents:** *USB 2.0 Specification*, Section 7.1.2.2.

Port	P1	P2	P3	P4	P5
PASS					
FAIL					
NA					

**Overall Result:**

- ☐ Pass
- ☐ Fail
- ☐ N/A

Comments:

EL\_6 A USB 2.0 HS driver must have 10% to 90% differential rise and fall times of greater than 500 ps.

**Reference documents:** *USB 2.0 Specification*, Section 7.1.2.2.

Port	P1	P2	P3	P4	P5
PASS					
FAIL					
NA					

- ☐ Pass
- ☐ Fail
- ☐ N/A

Comments:

EL\_7 A USB 2.0 HS driver must have monotonic data transitions over the vertical openings specified in the appropriate eye pattern template.

**Reference documents:** *USB 2.0 Specification*, Section 7.1.2.2.

Port	P1	P2	P3	P4	P5
------	----	----	----	----	----

<b>PASS</b>					
<b>FAIL</b>					
<b>NA</b>					

- ☐ Pass
- ☐ Fail
- ☐ N/A

Comments:

#### A.4.6 Hub Jitter – Downstream Facing Ports (EL\_47)

EL\_47 A hub downstream facing repeater must meet Template 1 transform waveform requirements measured at TP2 (each hub downstream port).

**Reference documents:** *USB 2.0 Specification*, Section 7.1.14.2.

Port	P1	P2	P3	P4	P5
<b>PASS</b>					
<b>FAIL</b>					
<b>NA</b>					

**Overall:**

- ☐ Pass
- ☐ Fail
- ☐ N/A

Comments:

#### A.4.7 Hub Disconnect Detect (EL\_36, EL37)

EL\_37 A USB 2.0 downstream facing port must not detect the high-speed disconnect state when the amplitude of the differential signal at the downstream facing driver's connector is  $\leq 525$  mV.

**Reference documents:** *USB 2.0 Specification*, Section 7.1.7.3.

Port	P1	P2	P3	P4	P5
<b>PASS</b>					
<b>FAIL</b>					
<b>NA</b>					

**Overall:**

- ☐ Pass
- ☐ Fail
- ☐ N/A

Comments:

EL\_36 A USB 2.0 downstream facing port must detect the high-speed disconnect state when the amplitude of the differential signal at the downstream facing driver's connector is  $\geq 625$  mV.

**Reference documents:** *USB 2.0 Specification*, Section 7.1.7.3.

Port	P1	P2	P3	P4	P5
PASS					
FAIL					
NA					

**Overall:**

- ☐ Pass
- ☐ Fail
- ☐ N/A

Comments:

#### A.4.8 Hub Packet Parameters – Upstream Facing Port (EL\_21, EL\_22, EL\_25)

EL\_21 The SYNC field for all transmitted packets (not repeated packets) must begin with a 32 bit SYNC field.

**Reference documents:** *USB 2.0 Specification*, Section 8.2.

**Data Packet SYNC field**

- ☐ Pass
- ☐ Fail
- ☐ N/A

Comments:

EL\_25 The EOP for all transmitted packets (except SOFs) must be an 8-bit NRZ byte of 01111111 without bit stuffing. (Note, that a longer EOP is waiverable)

**Reference documents:** *USB 2.0 Specification*, Section 7.1.13.2

- ☐ Pass
- ☐ Fail
- ☐ N/A

Comments:
-----------

EL\_22 When transmitting after receiving a packet, hosts and devices must provide an inter-packet gap of at least 8 bit times and not more than 192 bit times.

**Reference documents:** *USB 2.0 Specification*, Section 7.1.18.2.

- ☐ Pass
- ☐ Fail
- ☐ N/A

Comments:
-----------

#### A.4.9 Hub Receiver Sensitivity – Upstream Facing Port (EL\_16, EL\_17, EL\_18)

EL\_18 A high-speed capable device's Transmission Envelope Detector must be fast enough to allow the HS receiver to detect data transmission, achieve DLL lock, and detect the end of the SYNC field within 12 bit times.

**Reference documents:** *USB 2.0 Specification*, Section 7.1.

- ☐ Pass
- ☐ Fail
- ☐ N/A

Comments:
-----------

EL\_17 A high-speed capable device must implement a transmission envelope detector that does not indicate squelch (i.e. reliably receives packets) when a receiver exceeds 150 mV differential amplitude.

**Note:** A waiver may be granted if the receiver does not indicate Squelch at +/-50mV of 150mV differential amplitude. This is to compensate for the oscilloscope probe point away from the receiver pins.

**Reference documents:** *USB 2.0 Specification*, Section 7.1.

- ☐ Pass
- ☐ Fail
- ☐ N/A

Comments:
-----------

EL\_16 A high-speed capable device must implement a transmission envelope detector that indicates squelch (i.e. never receives packets) when a receiver's input falls below 100 mV differential amplitude.

**Note:** A waiver may be granted if the receiver indicate Squelch at +/-50mV of 100mV differential amplitude. This is to compensate for the oscilloscope probe point away from the receiver pins.

**Reference documents:** *USB 2.0 Specification*, Section 7.1.

- ☐ Pass
- ☐ Fail
- ☐ N/A

Comments:

#### A.4.10 Hub Repeater Test – Downstream Facing Ports (EL\_42, EL\_43, EL\_44, EL\_45, EL\_48)

EL\_48 A hub repeater may not delay packets for more than 36 bit times plus 4ns.

**Reference documents:** *USB 2.0 Specification*, Section 7.1.14.2

- ☐ Pass
- ☐ Fail
- ☐ N/A

Comments:

EL\_42 Hub repeaters must not truncate more than 4 bits from a repeated SYNC pattern.

**Reference documents:** *USB 2.0 Specification*, Section 7.1.10.

- ☐ Pass
- ☐ Fail
- ☐ N/A

Comments:

EL\_43 Hubs must not corrupt any repeated bits of the SYNC field.

**Reference documents:** *USB 2.0 Specification*, Section 7.1.10.

- ☐ Pass
- ☐ Fail



☐ N/A

EL\_44 A hub may add at most 4 random bits to the end of the EOP field when repeating a packet.

**Reference documents:** *USB 2.0 Specification*, Section 7.1.13.2

☐ Pass☐ Fail☐ N/A

EL\_45 A hub must not corrupt any of the valid EOP bits when repeating a packet.

**Reference documents:** *USB 2.0 Specification*, Section 7.1.13.2

☐ Pass☐ Fail☐ N/A

#### A.4.11 Hub Repeater Test – Upstream Facing Port (EL\_42, EL\_43, EL\_44, EL\_45)

EL\_42 Hub repeaters must not truncate more than 4 bits from a repeated SYNC pattern.

**Reference documents:** *USB 2.0 Specification*, Section 7.1.10.

☐ Pass☐ Fail☐ N/A

EL\_43 Hubs must not corrupt any repeated bits of the SYNC field.

**Reference documents:** *USB 2.0 Specification*, Section 7.1.10.

☐ Pass

- ☐ Fail
- ☐ N/A

Comments:

EL\_44 A hub may add at most 4 random bits to the end of the EOP field when repeating a packet.

**Reference documents:** *USB 2.0 Specification*, Section 7.1.13.2

- ☐ Pass
- ☐ Fail
- ☐ N/A

Comments:

EL\_45 A hub must not corrupt any of the valid EOP bits when repeating a packet.

**Reference documents:** *USB 2.0 Specification*, Section 7.1.13.2

- ☐ Pass
- ☐ Fail
- ☐ N/A

Comments:

#### A.4.12 Hub CHIRP Timing – Upstream Facing Port (EL\_28, EL\_29, EL\_31)

EL\_28 Devices must transmit a chirp handshake no sooner than 2.5us and no later than 3ms when being reset from suspend or a full-speed state.

**Reference documents:** *USB 2.0 Specification*, Section 7.1.7.5.

- ☐ Pass
- ☐ Fail
- ☐ N/A

Comments:

EL\_29 The chirp handshake generated by a device must be at least 1ms and not more than 7ms in duration.

**Reference documents:** *USB 2.0 Specification*, Section 7.1.7.5.

- ☐ Pass
- ☐ Fail
- ☐ N/A

Comments:

EL\_31 During device speed detection, when a device detects a valid Chirp K-J-K-J-K-J sequence, the device must disconnect its 1.5K pull-up resistor and enable its high-speed terminations within 500us.

**Reference documents:** *USB 2.0 Specification*, Section 7.1.7.5.

- ☐ Pass
- ☐ Fail
- ☐ N/A

Comments:

#### A.4.13 Hub Suspend/Resume/Reset Timing – Upstream Facing Port (EL\_27, EL\_28, EL\_38, EL\_39, EL\_40)

EL\_38 A device must revert to full-speed termination no later than 125us after there is a 3ms idle period on the bus.

**Reference documents:** *USB 2.0 Specification*, Section 7.1.7.6.

- ☐ Pass
- ☐ Fail
- ☐ N/A

Comments:

EL\_39 A device must support the Suspend state.

**Reference documents:** *USB 2.0 Specification*, Section 7.1.7.6.

- ☐ Pass
- ☐ Fail
- ☐ N/A

Comments:

--

EL\_40 If a device is in the suspend state, and was operating in high-speed before being suspended, then device must transition back to high-speed operation within two bit times from the end of resume signaling.

**Note:** It is not feasible to measure the hub transition back to high-speed operation within two bit time from the end of the resume signaling. The presence of SOF at nominal 400mV amplitude following the resume signaling is sufficient for this test.

**Reference documents:** USB 2.0 Specification, Section 7.1.7.7.

- ☐ Pass
- ☐ Fail
- ☐ N/A

EL\_27 Devices must transmit a chirp handshake no sooner than 3.1ms and no later than 6ms when being reset from a non-suspended high-speed mode. The timing is measured from the beginning of the last uSOF transmitted before the reset begins.

**Reference documents:** *USB 2.0 Specification*, Section 7.1.7.5.

- ☐ Pass
- ☐ Fail
- ☐ N/A

Comments:

EL\_28 Devices must transmit a chirp handshake no sooner than 2.5us and no later than 3ms when being reset from suspend or a full-speed state.

**Reference documents:** *USB 2.0 Specification*, Section 7.1.7.5.

- ☐ Pass
- ☐ Fail
- ☐ N/A

comments:

#### A.4.14 Hub Test J/K, SE0\_NAK - Upstream Facing Port (EL\_8, EL\_9)

EL\_8 When either D+ or D- are driven high, the output voltage must be 400 mV  $\pm 10\%$  when terminated with precision 45  $\Omega$  resistors to ground.

**Reference documents:** *USB 2.0 Specification*, Section 7.1.1.3.

Test	D+ Voltage (mV)	D- Voltage (mV)
<b>J</b>		
<b>K</b>		

- ☐ Pass
- ☐ Fail
- ☐ N/A

Comments:

EL\_9 When either D+ and D- are not being driven, the output voltage must be  $0V \pm 10\text{ mV}$  when terminated with precision  $45\ \Omega$  resistors to ground.

**Reference documents:** *USB 2.0 Specification*, Section 7.1.1.3.

	Voltage (mV)
<b>D+</b>	
<b>D-</b>	

- ☐ Pass
- ☐ Fail
- ☐ N/A

Comments:

#### A.4.15 Hub Test J/K, SE0\_NAK – Downstream Facing Ports (EL\_8, EL\_9)

EL\_8 When either D+ or D- are driven high, the output voltage must be  $400\text{ mV} \pm 10\%$  when terminated with precision  $45\ \Omega$  resistors to ground.

**Reference documents:** *USB 2.0 Specification*, Section 7.1.1.3.

Port	1		2		3		4		5	
Test	D+	D-	D+	D-	D+	D-	D+	D-	D+	D-
<b>TEST_J</b>										
<b>TEST_K</b>										

- ☐ Pass

- ☐ Fail
- ☐ N/A

Comments:

EL\_9 When either D+ and D- are not being driven, the output voltage must be  $0V \pm 10 \text{ mV}$  when terminated with precision  $45 \Omega$  resistors **to ground**.

**Reference documents:** *USB 2.0 Specification*, Section 7.1.1.3.

Port	1		2		3		4		5	
Signal	D+	D-	D+	D-	D+	D-	D+	D-	D+	D-
Measure WRT Ground (mV)										

- ☐ Pass
- ☐ Fail
- ☐ N/A

Comments:

Appendix B

B.1 Procedure to create setup files for 81130A DSG

This section is for creating setup files “IN\_ADD1.ST0” and “MIN\_ADD1.ST0” for 81130A DSG.

B.1.1 “IN\_ADD1.ST0” setup file

“IN\_ADD1.ST0” setup file is for IN TOKEN with 32-bit sync field packet pattern

1.

Pressing [SHIFT] key + [STORE (RECALL)] key and selecting 0 resets 81130A to the default setting.
2.

Select [MODE/TRG] softkey and use cursor and knob to set as following.

CONTINUOUS PATTERN of

Pulses Out 1: NRZ Out2: NRZ

PRBS Polynom : 2^7 -1

Trigger Output at Segm1 Start

3.

Select [TIMING] softkey. Move Cursor to Per and use rotary knob to change to Freq.  
Set frequency to 480MHz.
4.

Select [LEVELS] softkey and use cursor and knob to set as following.

Ch 1Ch 2

Separate Outputs

High +800mVHigh +800mV

Low +0mVLow +0mV

5.

Select [PATTERN] softkey and set as following.

Segment	Length	Loopcnt	Update
1	32	1	
2	<span>32</span>		
3	<span>896</span>		
4	0		

6. Define each segment as following.

Segment 1:

	1	2	3	4	5	6	7	8	9	10
CH1	0	1	0	1	0	1	0	1	0	1
CH2	1	0	1	0	1	0	1	0	1	0

	11	12	13	14	15	16	17	18	19	20
CH1	0	1	0	1	0	1	0	1	0	1
CH2	1	0	1	0	1	0	1	0	1	0

	21	22	23	24	25	26	27	28	29	30	31	32
CH1	0	1	0	1	0	1	0	1	0	1	0	0
CH2	1	0	1	0	1	0	1	0	1	0	1	1

Segment 2:

	1	2	3	4	5	6	7	8	9	10
CH1	0	1	0	0	1	1	1	0	0	1
CH2	1	0	1	1	0	0	0	1	1	0

	11	12	13	14	15	16	17	18	19	20
CH1	0	1	0	1	0	1	0	1	0	0
CH2	1	0	1	0	1	0	1	0	1	1

	21	22	23	24	25	26	27	28	29	30	31	32
CH1	1	1	1	1	0	0	0	0	0	0	0	0
CH2	0	0	0	0	1	1	1	1	1	1	1	1

Segment 3: set all to 0

7. Start the data generator output by pressing [SHIFT] key, then [0] key for OUTPUT 1 and [SHIFT] key then [+/-] key for OUTPUT 2.



8. Insert memory card to 81130A. Select the [MEMCARD] softkey. If [MEMCARD] is not in the menu, press [MORE] key until [MEMCARD] comes up. The content of the memory will appear on the screen. Move the cursor to [Perform Operation] and turn the knob to select “Store”. Then press [ENTER] key. Turn the knob to input file name as IN\_ADD1, then press [ENTER] to save to memory card.

### B.1.2 “MIN\_ADD1.ST0” setup file

“MIN\_ADD1.ST0” setup file is for IN TOKEN with 12-bit sync field packet pattern

1. Select the [MEMCARD] softkey. If [MEMCARD] is not in the menu, press [MORE] key until [MEMCARD] comes up. The content of the memory will appear on the screen. Use the cursor and the rotary knob to select the IN\_ADD1.ST0 setup file. Move the cursor to [Perform Operation] and turn the knob to select “Recall”. Then press [ENTER] key to load it.
2. Select [PATTERN] softkey and modify the first segment as following.

Segment 1:

	1	2	3	4	5	6	7	8	9	10
CH1	0	0	0	0	0	0	0	0	0	0
CH2	0	0	0	0	0	0	0	0	0	0

	11	12	13	14	15	16	17	18	19	20
CH1	0	0	0	0	0	0	0	0	0	0
CH2	0	0	0	0	0	0	0	0	0	0

	21	22	23	24	25	26	27	28	29	30	31	32
CH1	0	1	0	1	0	1	0	1	0	1	0	0
CH2	1	0	1	0	1	0	1	0	1	0	1	1

3. Insert memory card to 81130A. Select the [MEMCARD] softkey. If [MEMCARD] is not in the menu, press [MORE] key until [MEMCARD] comes up. The content of the memory will appear on the screen. Move the cursor to [Perform Operation] and turn the knob to select “Store”. Then press [ENTER] key. Turn the knob to input file name as “MIN\_ADD1”, then press [ENTER] to save to memory card.