Universal Serial Bus Implementers Forum Device Hi-Speed Electrical Test Procedure For Agilent Infiniium

Revision 1.2

August 6, 2003

Revision History

Rev	Date	Filename	Comments
0.9 (Beta)	Nov-23-2001	Device HS Test for Agilent.DOC	Primary version of Hi-speed Test Procedure adapted to Agilent test equipment based on the test procedure created by USB-IF (version 0.9)
1.0	Feb-5-2002	Device HS Test for Agilent.DOC	Edit for final release.
1.1	Oct-24-2002	Device HS Test for Agilent.DOC	Fixture reference changes
1.2	Aug-6-2003	Device HS Test for Agilent.DOC	Edit to adapt test procedure for use with 5485x series Infiniium oscilloscope and 113xA InfiniiMax differential probes.

Please send comments via electronic mail to techsup@usb.org

DISCLAIMER OF WARRANTIES

THIS SPECIFICATION IS PROVIDED "AS IS" AND WITH NO WARRANTIES OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, NO WARRANTY OF NONINFRINGEMENT, NO WARRANTY OF MERCHANTABILITY, NO WARRANTY OF FITNESS FOR A PARTICULAR PURPOSE, NO WARRANTY OF TITLE, AND NO WARRANTY ARISING OUT OF ANY PROPOSAL, SPECIFICATION, OR SAMPLE, ALL OF WHICH WARRANTIES ARE EXPRESSLY DISCLAIMED.

WITHOUT LIMITING THE GENERALITY OF THE FOREGOING, USB-IF AND THE AUTHORS OF THE SPECIFICATION DO NOT WARRANT OR REPRESENT THAT USE OF THE SPECIFICATION WILL NOT INFRINGE THE INTELLECTUAL PROPERTY RIGHTS OF OTHERS. USERS OF THE SPECIFICATIONASSUME ALL RISK OF SUCHINFRINGEMENT, AND AGREE THAT THEY WILL MAKE NO CLAIM AGAINST USB-IF OR THE AUTHORS IN THE EVENT OF CLAIMS OF INFRINGEMENT.

USB-IF IS NOT LIABLE FOR ANY CONSEQUENTIAL, SPECIAL OR OTHER DAMAGES ARISING OUT OF THE USE OF THE SPECIFICATION.

LICENSE FOR INTERNAL USE ONLY

USB-IF HEREBY GRANTS A LICENSE TO REPRODUCE AND TO DISTRIBUTE THIS SPECIFICATION FOR INTERNAL USE ONLY. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, IS GRANTED HEREWITH, AND NO LICENSE OF INTELLECTUAL PROPERTY RIGHTS IS GRANTED HEREWITH.

Table of Contents

1 Introduction

The USB-IF Hi-Speed Electrical Test Procedures are developed by the USB 2.0 Compliance Committee under the direction of USB-IF, Inc. There are three Hi-Speed Electrical Test Procedures. The Host Hi-Speed Electrical Test Procedure is for EHCI host controllers. The Hub Hi-Speed Electrical Test Procedure is for hi-speed capable hubs. The Device Hi-Speed Electrical Test Procedure is for hi-speed capable devices.

The Hi-Speed Electrical Compliance Test Procedures verify the electrical requirements of hi-speed USB operation of these devices designed to the USB 2.0 specification. In addition to passing the hi-speed test requirements, hi-speed capable products must also complete and pass the applicable legacy compliance tests identified in these documents in order to be posted on the USB-IF Integrators List and use the USB-IF logo in conjunction with the said product (if the vendor has signed the USB-IF Trademark License Agreement). These legacy compliance tests are identified in the Legacy USB Compliance Test section in this document.

2 Purpose

This USB-IF Hi-Speed Electrical Test Procedure documents a series of tests used to evaluate USB peripherals and systems operating at hi-speed. These tests are also used to evaluate the hi-speed operation of USB silicon that has been incorporated in ready-to-ship products, reference designs, proofs of concept and one of a kind prototypes of peripherals, add-in cards, motherboards, or systems.

This test procedure makes reference to the test assertions in the USB-IF USB2.0 Electrical Test Specification, Version 1.00.

This Device Hi-Speed Electrical Test Procedure is one of the three USB-IF Hi-Speed Electrical Compliance Test Procedures. The other two are Host Hi-Speed Electrical Test Procedure and Hub Hi-Speed Electrical Test Procedure. The adoption of the individual procedures based on the device class makes it easier to use.

3 Equipment Required

The commercial test equipment listed here are base on positive experience by the USB-IF members in executing the USB hi-speed electrical tests. This test procedure is written with a set of specific models we use to develop this procedure. In time, there will be other equivalent or better test equipment suitable for use. Some minor adaptation of the procedure will be required in those cases.

- Digital Storage Oscilloscope System
    - Agilent 54853A, 54854A, or 54855A Infiniium oscilloscope
    - Agilent E2683A USB Compliance Test Option
    - Computer monitor (optional)
    - Agilent 1131A, 1133A, or 1134A InfiniiMax differential probe, qty = 1

  - Agilent E2669A differential connectivity kit, **OR** E2678A socketed head, qty=1
  - Agilent header adapter(p/n 01131-68703), qty=1, included with E2669A and E2678A purchased after October, 2003.
  - Agilent E2697A 1Mohm adapter with passive probe ,**OR** 1156A, 1157A, or 1158A active probe, qty = 2

- 3½ Digital Multimeter – Agilent 972A or equivalent
  - Mini-clip DMM lead – one each of black and red color
- Digital Signal Generator
  - 81130A Pulse/Pattern Generator
    - The DSG consists of an Agilent 81130A Pulse/Pattern Generator with 2 channels of Agilent 81132A (660MHz) option.
    - 1MB Memory card option for 81130A (option UFJ)
    - 6dB attenuator (Agilent 8493C opt 006) – for scaling the DSG output voltages needed for receiver sensitivity test, qty = 2
    - 50-ohm coaxial cable with male SMA connectors at both ends (Agilent 8120-4948 or equivalent), qty = 2
- Hi-Speed USB Electrical Test Fixtures
  - Device Hi-Speed signal quality test fixture, qty = 1 (Agilent P/N E2645-66501)
  - Device Receiver test fixture, qty = 1 (Agilent P/N E2645-66503)
  - 5V test fixture power supply, qty = 1 (Agilent p/n 0950-2546)

  When using Intel HS test fixtures, the nomenclature of the test point will be different from Agilent's test fixtures. This test procedure is written with the reference to Agilent's test fixtures. Please use the following cross-reference chart when using Intel's test fixtures.

Intel's Fixtures	Description of the test points	Agilent Fixtures
J7	Test Point	TP2
J8	Power Port	J5
J10	Ground	TP5
J11	Ground	TP5
SMA1	D- line	SMA2
SMA2	D+ line	SMA1

- Miscellaneous Cables
  - 5 M USB cable, qty = 1
  - Modular AC power cord, qty = 2
- Hi-Speed USB Test Bed Computer

  This is the computer that hosts a USB 2.0 compliance host controller for hi-speed hub or device electrical test, or serves as a test bed host for a USB 2.0 host controller under test. This OS on this computer is Windows 2000 Professional. Please refer to the Hi-Speed Electrical Test Setup Instruction for steps to configure this computer.

3.1 Equipment Setup

3.1.1 Infiniium 5485xA Digital Sampling Oscilloscope

1. Connect keyboard and mouse to oscilloscope.
2. Connect optional compute monitor to the VGA connector on the rear nearest the right side of the instrument.
3. Attach the Agilent 113xA differential probe to Channel 1 of the oscilloscope.
   a. Attach the socketed probe head to the differential probe amp.
   b. Attach the header adapter to the socketed probe head, see Figure 1.
   c. Handle the socketed probe head and Header Adapter carefully.
   d. For durability, epoxy can be used to strengthen the assembly. Only apply epoxy to back (non-component) side of probe head.



Figure 1. Differential Probe Setup

4. Attach the E2697A adapters or 1156A probes to Channel 2 and 3.
   a. When using the E2697A adapter, connect the 10073C miniature passive probes to the E2697A adapter.

NOTE These probe assignments will be used through out the entire test procedure.

5. Turn on the oscilloscope to allow 30 minutes of warm up time prior to use.
6. Configure the second monitor, if being used.
7. If the ambient temperature has changed more than 5 degrees from the previous calibration, perform the calibration procedure built into the Infiniium 5485xA (in the [Calibration…] section of [Utilities] pull down menu)
8. If the E2697A adapter is being used, compensate the passive probes (see probe instructions).
9. Then calibrate all probes

NOTE In certain test situations, there may not be a ground connection between the DSO and the device under test. This may lead to the signal seen by the differential probe to be modulated up and down due to the mid- frequency switching power supply. Connecting the DSO ground to the DUT ground will be required to establish a common ground reference.

3.1.2 81130A Pulse/Pattern Generator

The 81130A is needed to perform the receiver sensitivity test that is located toward the end of this test procedure. For energy conservation considerations, one may choose to turn on the 81130A about 15 minutes prior to performing the measurement.

3.2 Operating Systems, Software, Drivers, and Setup Files

3.2.1 Operating Systems

Microsoft Windows 2000 Professional is required on the Hi-Speed Electrical Test Bed Computer. Please refer to the Hi-Speed Electrical Test Setup Instruction for steps to configure these computers.

3.3 Special Purpose Software

The following special purpose software is required. Please refer to the Hi-Speed Electrical Test Setup Instruction for steps to configure these computers.

- Hi-Speed Electrical Test Tool Software – To be used in the Hi-Speed Electrical Test Bed Computer.

- Proprietary EHCI Driver Stack - The Hi-Speed Electrical Test Tool software requires the use of a proprietary EHCI driver stack. The use of this proprietary EHCI driver stack facilitates the electrical testing that requires direct control of the command registers of the USB EHCI host controllers. The end result much more robust test bed environment. Since the proprietary EHCI driver stack is designed for debug and test validation purposes, this driver stack does not support the normal functionality as found in the EHCI drivers from Microsoft (or the device vendor). An automatic driver stack switching function has been implemented into the Hi-Speed Electrical Test Tool for easy switching between the proprietary EHCI driver stack and that from Microsoft. Upon invocation of the HS Electrical Test Tool software, the driver stack will automatically switch to the Intel proprietary EHCI driver stack. Upon exit of the HS Electrical Test Tool software, the driver stack will automatically switch to the Microsoft EHCI driver stack.

- Agilent Infiniium USB test option (E2683A).

3.4 Test Equipment Setup Files

This is 3½ inch floppy diskette that contains the setup files for the test equipment. Please refer to the Hi-Speed Electrical Test Setup Instruction for steps to configure these setup disks. No setup disk is needed for Infiniium 5485xA if the Infiniium USB test option (E2683A) is installed.

DSO Setup Disk – Contains setup files for Agilent Infiniium 5485xA (This disk is not needed for the Infiniium 5485xA with Infiniium USB test option or E2683A) DPG Setup – Please refer to Appendix B (Digital Pattern Generator)

DPG Setup – Please refer to Appendix B (Digital Pattern Generator).

4 Test Procedure

4.1 Test Record

Appendix A contains the test result entry form for this test procedure. Please make copies of the Appendix A for use as test record documentation for compliance test submission. All fields must be filled in. Fields not applicable for the device under test should be indicated as N/A, with appropriate note explaining the reason. The completed test result shall be retained for the compliance test submission.

In addition to the hardcopy test record, the electronic files from the signal quality, and power delivery (inrush, drop and droop) shall be retained for compliance test submission.

4.2 Vendor and Product Information

Collect the following information and enter into a copy of the test record in Appendix A before performing any tests.

1. Test date
2. Vendor name
3. Vendor address and phone, and the contact name
4. Test submission ID number
5. Product name
6. Product model and revision
7. USB silicon vendor name
8. USB silicon model
9. USB silicon part marking
10. USB silicon stepping
11. Test conducted by

4.3 Legacy USB Compliance Tests

In addition to the hi-speed electrical tests described in this document, the device under test must also pass the following compliance tests applicable to hi-speed capable devices:

- Full speed signal quality
- Inrush current
- Interoperability

Perform all these tests and record the measurements and summarized PASS/FAIL status in Appendix A.

4.4 Device Hi-Speed Signal Quality (EL_2, EL_4, EL_5, EL_6, EL_7)

Equipment Used

Item	Description/Model	Quantity
Oscilloscope	Agilent 5485xA	1
Differential probe	Agilent 113xA with E2669 or E2678A	1
Header Adapter	Agilent 01131-68703	1
5-meter USB2.0 hi-speed cable	Any listed on USB-IF website	1
Host Test Bed Computer	Any computer with hi-speed USB ports	1
Device Hi-Speed Signal Quality Test Fixture & 4" USB cable.	Agilent E2645-66501	1
5V power supply	Agilent 0950-2546 or equivalent	1

NOTE Please take care in determining if the device under test incorporates a captive cable, or if it has a normal series B or mini-B receptacle. The former requires the signal quality measurement to be made at the far end. The latter requires the measurement to be made at the near end.

1. Set up the oscilloscope as described in section 3.1.1
2. Recall HS_SQ_1.SET oscilloscope setup…
   a. Select [Load] >> [Setup…] from the [File] pull down menu.
3. Attach the 5V power supply to J5 of the Device Hi-Speed Signal Quality test fixture.
4. Verify the green Power LED (D1) is lit, and the yellow Test LED (D2) is not lit.
   a. If the LED is lit, move the test switch on the test fixture to the OFF position.
5. Connect the device under test to the hi-speed signal quality fixture…
   a. Connect the [TEST PORT] of the Device Hi-Speed Signal Quality test fixture into the upstream facing port of the device under test, using the 4" USB cable.
   b. Connect the [INIT PORT] of the test fixture to a Hi-Speed capable port of the Test Bed Computer, using the 5 meter USB cable.
   c. Apply power to the device.
6. Attach the differential probe to TP2 of the test fixture as shown in Figure 2.
   a. Ensure that the header adapteris used between TP2 and the test fixture.

b. Ensure the + polarity on the probe lines up with D+, which is the pin nearest the USB connector.



Figure 2. Differential Probe Connection

7. Invoke the Hi-Speed Electrical Test Tool software on the Hi-Speed Electrical Test Bed computer. The main menu appears and shows the USB2.0 host controller (Figure 3).



Figure 3. Hi-Speed Electrical Test Tool – Main Menu

8. Select Device and click the [TEST] button to enter the HS Electrical Test Tool - Device Test menu (Figure 4).

   a. The device under test should be enumerated with the device's VID shown together with the root port in which it is connected.



Figure 4. Hi-Speed Electrical Test Tool – Device Test Menu

9. Select TEST_PACKET from the Device Command drop down menu and click [EXECUTE]. This forces the device under test to continuously transmit test packets (Figure 5).



Figure 5. Device Upstream TEST_PACKET

10. Place the Test Switch (S1) in the TEST position.
    a. Verify the yellow TEST LED is lit.
11. Using the oscilloscope, verify that test packets are being transmitted from the port under test…
    a. Adjust the trigger level as necessary.
    b. If a steady trigger cannot be obtained by adjusting the trigger level, try slightly changing the trigger holdoff. Holdoff can be adjusted by selecting [Setup] pull down menu >> [Trigger…] >> [Conditioning…] button.
12. Pause the oscilloscope acquisitions using the [STOP] button.
13. On the oscilloscope, adjust the two vertical cursors around one test packet as shown in Figure 6…
    a. The cursors are easily moved by grabbing and dragging them with the mouse pointer.
    b. Adjust one marker to about four bit time before the sync field;
    c. Adjust the other to about four bit time after the EOP (END OF PACKET).



Figure 6. Test Packet from Device

14. From the Infiniium 5485xA [Analyze] pull down menu, select [USB Test] to invoke the USB test (Figure 7).
15. On the USB test option graphical user interface, select Signal Integrity in [USB Test] section.
16. Select Test Type:
    a. If the device does not have a captive cable, select Hi-Speed Near End (Leave the [Tier] setting to 6)
    b. If the device has a captive cable, select Hi-Speed Far End (Leave the [Tier] setting to 6)



Figure 7. USB Test Option

17. Enter a descriptive file name (e.g. TIDxxxxxxx HSNE.tsv) in the [Save Results - Data File] field.
18. Click [Start Test] at the bottom of USB test option.
19. The result is displayed in an. html format using Internet Explorer (Figure 8).
    a. Verify the Signal eye, EOP Width, Signaling Rate, all PASS.
    b. Verify that the signal is monotonic.
    c. The results displayed in the Internet Explorer are also recorded to an HTML report located in the directory specified in the "Data Path" (e.g. c:\scope\data)

Required Tests

- Overall result: pass!
- Signal eye:
  eye passes
- EOP width: 8.00 bits
  EOP width passes
- Receivers: reliable operation on tier 6
  receivers pass
- Measured signaling rate: 480.0097MHz
  signal rate passes

Additional Information

- Consecutive jitter range: −45.3ps to 63.6ps, RMS jitter 21.6ps
  Paired JK jitter range: −38.4ps to 32.9ps, RMS jitter 17.0ps
  Paired KJ jitter range: −50.6ps to 43.3ps, RMS jitter 18.3ps

Signal Data, Eye, and Spectrogram



Figure 8. Hi-Speed Near End SQ Eye Diagram

20. Record the test results in EL_2, EL_4 or EL_5, and EL_7.
    a. Save all files created during the tests.
    b. To save the results to a floppy disk, insert a floppy to the Infiniium's floppy drive and click on [Copy Results] after closing the Internet Explorer.

NOTE EL_4 and EL_5 requirements are mutually exclusive. If EL_4 is tested then EL_5 is not applicable, and vice versa.

21. Using the Horizontal knob on the oscilloscope, zoom in and check that the rise and fall times are > 500us, as shown in Figure 9

    a. The measurements are shown at the bottom of the oscilloscope display

    b. Record results in EL_6



Figure 9: Rise and fall time measurement

22. Return the Test switch (S1) of the test fixture back to the Normal position and verify the yellow TEST LED is not lit.

    a. Cycle power on the device in preparation for subsequent tests.

    b. Close the Infiniium USB test option by clicking [Exit] button.

4.5 Device Packet Parameters (EL_21, EL_22, EL_25)

Equipment Used

Item	Description/Model	Quantity
Oscilloscope	Agilent 5485xA	1
Differential probe	Agilent 113xA with E2669A or E2678A	1
Header Adapter	Agilent p / n 01131-68703	1
5-meter USB2.0 hi-speed cable	Any listed on USB-IF website	1
Host Test Bed Computer	Any computer with hi-speed USB ports	1
Device Hi-Speed Signal Quality Test Fixture and 4" USB cable	Agilent E2645-66501	1

1. Connect the [INIT PORT] of the Device Signal Quality test fixture into a Hi-Speed capable port of the test bed computer, using the 5 meter USB cable.
2. Connect the Device Signal Quality test fixture [TEST PORT] into the B receptacle of the upstream facing port under test of the device, using the 4" USB cable.
   a. Ensure that the test switch on the fixture is in the OFF position, and the test LED is not lit.
   b. Enumerate and verify that the device enumerates properly.

NOTE The use of the Device Hi-Speed Signal Quality test fixture makes it possible to trigger on packets generated by the device because the differential probe is located closer to the device transmitter, hence the device packets are larger in amplitude.

NOTE A 5-meter cable is necessary for this test. If you do not see all three packets, your host may be overdriving the device. In this case, use an extender to increase the cable length.

3. Attach the differential probe to TP2 on the fixture near the device connector (Figure 2).
   a. Ensure that a header adapter is used to connect the probe to TP2.
   b. Ensure the + polarity on the probe lines up with the D+ on the fixture. D+ is closest to the USB connector on the Agilent fixture.
4. Recall the PACKPARA.SET oscilloscope setup by selecting [Load] >> [Setup…] from the [File] pull down menu.
5. Using the oscilloscope, verify SOFs (Start Of Frame packets) are being transmitted on the port under test. You may need to lower the trigger level to somewhat below 400mV.
6. Adjust the trigger level to just above the signal packet so that the scope is not triggering.

a. Press the [CLEAR DISPLAY] button on the oscilloscope.

7. On the HS Electrical Test Tool – Device Test menu, select SINGLE STEP SET FEATURE from the Device Command window and click EXECUTE once (Figure 10).



Figure 10. Device Single Step Set Feature

8. The oscilloscope capture should appear as in Figure 11. Press [STOP] on the oscilloscope to pause it from further trigger.

a. It the oscilloscope does not trigger on the device, adjust the trigger level down slightly (but not so low that it triggers on host SOFs), and repeat from step 7.



Figure 11. Host and Device Packets

9. Measure the sync field length (number of bits) of the third (from device) packet on the oscilloscope and verify that it is 32 bits per EL_21 (Figure 11) …
   a. Use [Horizontal] knobs to zoom in on the third packet, shown in the lower display.
   b. Note that Sync Field starts from the Hi-Speed idle transitions to a falling edge (due to the first zero). Count both rising and falling edges until the first two consecutive 1's and include the first 1. There must be 32 bits.
   c. It is advisable to use the markers to measure the number of bits, based on 2.08nS / bit (480Mbps), which is 66.6 nS for 32 bits.
   d. Record the number in EL_21.
10. Measure the EOP (End of Packet) width (number of bits) of the third packet on the oscilloscope and verify that it is 8 bits per EL_25 (Figure 12)..
   a. It is advisable to use the markers to measure the EOP pulse width to determine the number of bits, based on 2.08nS / bit (480Mbps), which is 16.6 nS for 8 bits.
   b. Record the result in EL_25

NOTE EOP could appear as a negative going pulse, or a positive going pulse on differential measurement. Figure 10 illustrates the appearance of a negative going EOP.



Figure 12. EOP in Device's Packet

11. Measure the inter-packet gap between the second (from host) and the third (from device in respond to the host's) packets. The second (of lower amplitude) is from the host and the third (of higher amplitude) is a device's response, see Figure 13.

a. Compute the number of bits by dividing the time measure by 2.08nS.

b. The requirement is it must be between 8 bits (16.64 nS) and 192 bits (399.4 nS). (EL_22).

c. Record the computed number of bits in EL_22.



Figure 13. Device Inter-packet Gap

12. Measure the second step…

    a. Ensure the oscilloscope is armed in “Trig’d” mode.

    b. Press the [RUN] button.

    c. In the HS Electrical Test Tool - Device Test menu, click the Step button once. This is the second step of the two-step Single Step Set Feature command.

13. The oscilloscope capture should appear as in Figure 14.

    a. Press [STOP] on the oscilloscope to pause it from further trigger.



Figure 14. Single Step Set Feature – Second Step

14. Measure the inter-packet gap between the first (from host) and the second (from device in respond to the host's) packets.
    a. The first (of lower amplitude) is from the host and the second (of higher amplitude) is a device's response.
    b. Compute the number of bits by dividing the time measure by 2.08nS.
    c. The requirement is it must be between 8 bits (16.6 nS) and 192 bits (339 nS). (EL_22).
15. Record the computed number of bits in EL_22.
16. Detach the differential probe from the Device Hi-Speed Signal Quality test fixture

4.6 Device CHIRP Timing (EL_28, EL_29, EL_31)

Equipment Used

Item	Description/Model	Quantity
Oscilloscope	Agilent 5485xA	1
Passive or Active Probes	Agilent E2697A with 10073C, or 115xA	2
Five meter USB cable	Any listed on USB-IF website	1
Host Test Bed Computer	Any computer with hi-speed USB ports	1
Device Hi-Speed Signal Quality Test Fixture and 4" USB cable	Agilent E2645-66501	1

1. Attach the [INIT PORT] of the Device Hi-Speed Signal Quality test fixture into a hi-speed capable port of the HS host controller, using the 5 meter USB cable.
2. Connect the scope probes to the fixture, as shown in Figure 15 …
   a. Connect the 10073C or 1156A probe on Channel 2 to the D- pin at TP2.
   b. Connect the 10073C or 1156A probe on Channel 3 to the D+ pin at TP2. D+ on TP2 is the pin closest to the USB A-connector.
   c. Connect both probe grounds leads to TP5.



Figure 15. Probe Connection for CHIRP Testing

3. Recall the CHRP2&3.SET oscilloscope setup by selecting [Load] >> [Setup…] from the [File] pull down menu.
   a. Press the [CLEAR DISPLAY] button on the oscilloscope.
4. Connect the upstream facing port of the device under test into the [TEST PORT] of the test fixture, using the 4" USB cable.
5. Click [Enumerate Bus] to capture the CHIRP handshake as in Figure 16.



Figure 16. Device CHIRP (Speed Detection)

Using the automatic measurement shown in

6. Figure 16, measure the device's CHIRP-K latency in response to the reset from the host port
   a. Verify this timing is between 2.5uS and 3.0mS.
   b. If in question of the measurement, use the markers to make this measurement manually, as shown in Figure 17.
   c. Record the result in EL_28.



Figure 17. Device CHIRP-K Latency

7. Using the automatic measurement shown in Figure 16, measure the device's CHIRP-K duration
   a. Verify this assertion time is between 1.0mS and 7.0mS.
   b. If in question about this measure, use the markers to make this measure manually, as shown in Figure 18
   c. Record the result in EL_29.



Figure 18. Device CHIRP-K Duration

8. Using the markers, measure the time from the beginning of the last J in the CHIRP K-J-K-J-K-J (3 pairs of CHIRP-K-J's) to the time when the device turns on the Hi-Speed terminations, as shown in Figure 19…

   a. Following the host assertion of CHIRP K-J-K-J-K-J, the device must respond by turning on its Hi-Speed terminations. This is evident by a drop of amplitude of the alternate CHIRP-K and CHIRP-J sequence from the 800mV nominal to the 400mV nominal.

   b. Verify this is less than or equal to 500us.

   c. Record the measurement in EL_31.



Figure 19. Time From Start of Last J in CHIRP K-J-K-J-K-J To Device Turns on HS Termination

9. Measure the time from the beginning of the last J in the CHIRP K-J-K-J-K-J (3 pairs of CHIRP-K-J's) to the time when the D+ pull-up resistor is disconnected.

   a. In addition to turning on its Hi-Speed terminations, the device must also disconnect the D+ pull-up resistor in response to the host's assertion of CHIRP K-J-K-J-K-J. The evidence is a slight drop of the D+ level during the CHIRP-K from the host

   b. Verify this is less than or equal to 500us.

   c. Record the measurement in EL_31.

4.7 Device Suspend/Resume/Reset timing (EL_27, EL_28, EL_38, EL_39, EL_40)

Equipment Used

Item	Description/Model	Quantity
Oscilloscope	Agilent 5485xA	1
Passive or active probes	Agilent E2697A with 10073C, or 1156A	2
Five meter USB cable	Any listed on USB-IF website	1
Host Test Bed Computer	Any computer with hi-speed USB ports	1
Device Hi-Speed Signal Quality Test Fixture and 4" USB cable	Agilent E2645-66501	1

1. Connect the [INIT PORT] of the Device Hi-Speed Signal Quality test fixture into a hi-speed capable port of the test bed computer, using the 5 meter USB cable.
2. Connect the device under test into the [TEST PORT] of the test fixture, using the 4" USB cable.
   a. Click the [Enumerate Bus] button once to enumerate the newly connected device.
   b. The device under test should be enumerated with the device's VID shown together with the root port in which it is connected.
3. Connect the scope probes, as shown in Figure 15
   a. Connect the 10073C or 1156A probe on Channel 2 to the D- pin at TP2.
   b. Connect the 10073C or 1156A probe on Channel 3 to the D+ pin at TP2. D+ on TP2 is the pin closest to the USB connector.
   c. Connect both probe ground leads to TP5.
4. Recall the SUSP2&3.SET oscilloscope setup by selecting [Load] >> [Setup…] from the [File] pull down menu.
   a. Press the [CLEAR DISPLAY] button on the oscilloscope.
5. On the HS Electrical Test Tool - Device Test menu, select SUSPEND from the Device Command drop down menu (Figure 20).
   a. Click [EXECUTE] once to place the device into suspend.
   b. The captured suspend transition should appear as in Figure 21.



Figure 20. Device Suspend



Figure 21. Device Respond to Suspend from Hi-speed

6. Using the oscilloscope markers, measure the time interval from the end of last SOF packet issued by the host to when the device attached its full speed pull-up resistor on D+, as shown in Figure 21

   a. This is the time between the END of the last SOF packet and the rising edge transition to full speed J-state.

   b. Verify this time is between 3.000ms and 3.125ms.

   c. Record the result in EL_38.

7. Ensure the oscilloscope is armed.
   a. Set trigger to "Auto" by pressing [sweep] button to verify the device is still in the suspend state.
   b. The D+ should be at 3.3V nominal.
   c. The D- should be less than 0.7V.
   d. Record the Pass / Fail result in EL_39.

The following steps verify the Resume response of the device under test.

8. Recall the RESUM2&3.SET oscilloscope setup by selecting [Load] >> [Setup…] from the [File] pull down menu.
   a. Press the [CLEAR DISPLAY] button on the oscilloscope.
9. On the HS Electrical Test Tool - Device Test menu, select RESUME from the Device Command drop down menu (Figure 22).
   a. Click [EXECUTE] once to resume the device from suspend.
   b. The captured resume transition should appear as in Figure 23.



Figure 22. Device Resume



Figure 23. Device Resume to Hi-Speed

10. The device should resume the HS operation, which is indicated by the presence of HS SOF packets (with 400mV nominal amplitudes) following the K state driven by the host controller, as shown in Figure 23

    a. Record the PASS/FAIL result in EL_40.

The following steps verify the device resumes back to hi-speed operation after being reset from hi-speed operation.

11. Recall the RSTFHS.SET oscilloscope setup by selecting [Load] >> [Setup…] from the [File] pull down menu.

    a. Press the [CLEAR DISPLAY] button on the oscilloscope, and ensure the oscilloscope is armed.

12. Ensure that the oscilloscope is armed.

13. On the HS Electrical Test Tool - Device Test menu, select RESET from the Device Command drop down menu (Figure 24).

    a. Click [EXECUTE] once to reset the device operating in hi-speed.

    b. The captured reset response should appear as in Figure 25.



Figure 24. Device Reset



Figure 25. Device CHIRP-K in Response to Reset from Hi-Speed

14. The device should transmit a CHIRP handshake following the reset.
    a. Measure the time between the beginning of the last SOF before the reset and the start of the device CHIRP-K.
    b. Verify this is between 3.1mS and 6mS.
    c. Record the PASS/FAIL result in EL_27.

The following steps verify the device's CHIRP response after being reset from suspend.

15. Recall the RSTRSUSP2&3.SET oscilloscope setup by selecting [Load] >> [Setup…] from the [File] pull down menu.
    a. Press [CLEAR DISPLAY] on the oscilloscope.
16. On the HS Electrical Test Tool - Device Test menu, select SUSPEND from the Device Command drop down menu (Figure 26).
    a. Click [EXECUTE] once to place the device into suspend.



Figure 26. Device Suspend

17. Verify that device is still in suspend state…
    a. Set trigger to "Auto" by pressing [sweep] button.
    b. The D+ should be at 3.3V nominal.
    c. The D- should be less than 0.7V.
18. Capture reset transition…
    a. Set trigger back to "Trig'd" by pressing [sweep] button.
    b. Arm the oscilloscope by pressing the [RUN] button
    c. Press the [CLEAR DISPLAY] button on the oscilloscope.
    d. On the HS Electrical Test Tool - Device Test menu, select RESET from the Device Command drop down menu (Figure 27).
    e. Click [EXECUTE] once to reset the device in suspend.
    f. The captured reset from suspend transition should appear as in Figure 28.



Figure 27. Device Reset



Figure 28. Device Reset from Suspend

19. The device responds to the reset with the CHIRP-K.
    a. Using the automatic measurement shown in the bottom left of Figure 28, measure the time between the falling edge of the D+ and the start of the device CHIRP-K.
    b. Verify this is between 2.5us and 3ms.
    c. If in question of this measurement, use the markers to manually measure.

d. Record the PASS/FAIL results in EL_28.

20. Disconnect the probes from the test fixture.

4.8 Device Test J/K, SE0_NAK (EL_8, EL_9)

Equipment Used

Item	Description/Model	Quantity
Multimeter	Agilent 34401A or equivalent	1
Five meter USB cable	Any listed on USB-IF website	1
Host Test Bed Computer	Any computer with hi-speed USB ports	1
Device Hi-Speed Signal Quality Test Fixture and 4" USB cable	Agilent E2645-66501	1
5V power supply	Agilent 0950-2546 or equivalent	1

1. Attach the 5V power supply to J5 of the Device Hi-Speed Signal Quality test fixture.
2. Verify the green Power LED (D1) is lit
   a. Verify that the yellow Test LED (D2) is off. If not, move the test switch to the OFF position.
3. Connect the [TEST PORT] of the Device Hi-Speed Signal Quality test fixture into the upstream facing port of the device under test, using the 4" USB cable.
   a. Connect the [INIT PORT] of the test fixture to a Hi-Speed capable port of the Test Bed Computer, using the 5 meter cable.
   b. Click the [Enumerate Bus] button once to force enumeration of the newly connected device.
   c. The device under test should be enumerated with the device's VID shown together with the root port in which it is connected.
4. On the HS Electrical Test Tool - Device Test menu, select TEST_J from the Device Command drop down menu (Figure 29).
   a. Click [EXECUTE] once to place the device into TEST_J test mode.



Figure 29. Device TEST_J

5. Switch the test fixture into the TEST position.
   a. Using a DVM measure the DC voltage on the D+ line at TP2 with respect to ground (TP5).
   b. Record in section EL_8.
6. Using a DVM measure the DC voltage on the D- line at TP2 with respect to ground.
   a. Record in section EL_8.
7. Return the Test switch to the NORMAL position.
   a. Cycle the device power.
   b. Click [Enumerate Bus] once to force enumerate the device. This restores the device to normal operation.
8. On the HS Electrical Test Tool - Device Test menu, select TEST_K from the Device Command drop down menu.
   a. Click [EXECUTE] once to place the device into TEST_K test mode.
9. Switch the test fixture into the TEST position.
10. Using a DVM measure the DC voltage on the D+ line at TP2 with respect to ground (TP5).
    a. Record in section EL_8.
11. Using a DVM measure the DC voltage on the D- line at TP2 with respect to ground.
    a. Record in section EL_8.
12. Return the Test switch to the NORMAL position.
    a. Cycle the device power.
    b. Click [Enumerate Bus] once to force enumerate the device. This restores the device to normal operation.
13. On the HS Electrical Test Tool - Device Test menu, select TEST_SE0_NAK from the Device Command drop down menu.
    a. Click [EXECUTE] once to place the device into TEST_SE0_NAK test mode.
14. Switch the test fixture into the TEST position.

a. Using a DVM measure the DC voltage on the D+ line at TP2 with respect to ground (TP5).

b. Record in section EL_9.

15. Using a DVM measure the DC voltage on the D- line at TP2 with respect to ground (TP5).

a. Record in section EL_9.

b. Return the Test switch to the NORMAL position.

16. Remove the Device Hi-speed Signal Quality test fixture.

a. Cycle the device power to prepare it for subsequent tests.

4.9 Device Receiver Sensitivity (EL_16, EL_17, EL_18)

Equipment Used

Item	Description/Model	Quantity
Oscilloscope	Agilent 5485xA	1
Differential probe	Agilent 113xA with E2669 or E2678A	1
Header Adapter	Agilent 01131-68703	1
Five meter USB cable	Any listed on USB-IF website	1
Host Test Bed Computer	Any computer with hi-speed USB ports	1
Pulse / Pattern Generator	Agilent 81130A	1
6dB attenuators	Agilent 8493C	2
50-ohm coaxial cable with male SMA connectors at both ends	Agilent 8120-4948 or equivalent	2
Receiver Sensitivity Test Fixture and 4" USB Cable	Agilent E2645-66503	1
5V power supply	Agilent 0950-2546 or equivalent	1

This section tests the sensitivity of the receivers on a device under test. An Agilent 81130A Pulse / Pattern Generator emulates the "IN" command from the hub port to device address 1.

1. Attach the 5V power supply to the Device Receiver test fixture (J5)
   a. Verify the green Power LED (D1) is lit.
   b. Leave the TEST switch at the Normal position (S1 position).
   c. The yellow LED (D2) should be off.
2. Connect the [INIT PORT] of the fixture to a Hi-Speed port on the Test Bed Computer, using the 5 meter USB cable.
   a. Connect the [TEST PORT] of the fixture to the device under test, using the 4" USB cable.
   b. Click the [Enumerate Bus] button once to force enumeration of the newly connected device.
   c. The device under test should be enumerated with the device's VID shown together with the root port in which it is connected.

3. Two sets of SMA cables are required, each with a 6dB attenuators inserted.
   a. Connect the 6dB attenuators to OUTPUT1 and OUTPUT2 of Agilent 81130A Pulse/Pattern Generator.
   b. Connect OUTPUT 1 to SMA1 (D+), and OUTPUT 2 to SMA2 (D-) of the Device Receiver Sensitivity test fixture using the SMA cables. (Figure 30)
4. Setup the oscilloscope…
   a. Connect the differential probe on Channel 1 of the oscilloscope, to the test fixture at TP2, using the damped header adapter.
   b. Ensure that the + input of the probe is connected to D+, located nearest the USB connector (Figure 30)



Figure 30. Probe Connection for Sensitivity Test

   c. Recall the RCVRSENS.SET oscilloscope setup by selecting [Load] >> [Setup…] from the [File] pull down menu.

NOTE The following steps require data patterns to be recalled from the 81130A pulse/pattern generator. The data patterns and instructions to program them into the 81130A can be found in Appendix B.

5. On the 81130A, select the [MEMCARD] softkey. If [MEMCARD] is not in the menu, press [MORE] key until [MEMCARD] comes up. The content of the memory will appear on the screen.
   a. Use the cursor and the rotary knob to select the [MIN_ADD1.ST0] setup file.
   b. Move the cursor to [Perform Operation] and turn the knob to select [Recall].
   c. Then press [ENTER] key to load it.
   d. This generates “IN” packets (of compliant amplitude) with a 12-bit SYNC field.
6. On the HS Electrical Test Tool - Device Test menu, select [TEST_SE0_NAK] from the Device Command drop down menu (Figure 31).

a. Click [EXECUTE] once to place the device into TEST_SE0_NAK test mode.



Figure 31. Device TEST_SE0_NAK

7. Place the test fixture Test Switch (S1) into the TEST position. This switches in the data generator in place of the host controller. The data generator emulates the "IN" packets from the host controller.
8. Verify that all packets from the data generator are NAK'd by the port under test as in Figure 32.
   a. Record the PASS/Fail in EL_18.



Figure 32. Receiver Respond with NAK to IN from Data Generator

9. On the data generator select [MEMCARD] softkey. If [MEMCARD] is not in the menu, press [MORE] key until [MEMCARD] comes up. The content of the memory will appear on the screen (For creating the setup files used in this section, please refer to Appendix B.).
   a. Use the cursor and the rotary knob to select the IN_ADD1.ST0 setup file.
   b. Move the cursor to [Perform Operation] and turn the knob to select [Recall].
   c. Then press [ENTER] key to load it.
10. Verify that all packets are NAK'd while signaling is at this amplitude.
11. Adjust the output level of each channel as follows:
12. Select the [LEVELS] softkey. If [LEVELS] is not in the menu, press [MORE] key until [LEVELS] comes up.
    a. Then move the cursor to the numeric value for [High] voltage value.
    b. Adjust the output level with the rotary knob or using the number keys while monitoring the actual level on the oscilloscope.
    c. Use the cursor arrow buttons to select the channel to change.
13. Reduce the amplitude of the data generator packets in 20mV steps (on the generator before the attenuator) while monitoring the NAK response from the device on the oscilloscope.
    a. The adjustment should be made to both channels such that OUTPUT1 and OUTPUT2 are matched, as indicated by the data generator readout.
    b. Reduce the amplitude until the NAK packets begins to become intermittent.
    c. At this point, increase the amplitude such that the NAK packet is not intermittent.

d. This is just above the minimum receiver sensitivity levels before squelch.

14. Measure the Zero to Positive Peak and Negative Peak of the packet from the data.

a. First, use the oscilloscope mouse to draw the zoom box around the data generator packet by pressing the “left” button and dragging the mouse.

b. Zoom in the waveform by clicking inside the “Zoom Box” (Figure 33).

c. Repeat this step until the packet becomes adequate size for the measurement (see Figure 34)



Figure 33. Zoom Box



Figure 34. Measuring the Packet Amplitude

15. Using the oscilloscope markers, measure the packet amplitude (Figure 34)…
    a. The markers are moved by grabbing and dragging them with the mouse pointer.
    b. Drag [By] to the Positive Peak
    c. Drag [Ay] to the Negative Peak.
    d. The peak should be taken at the plateaus of the wider pulses to avoid inflated reading due to overshoots.
    e. Read out the [Ay] and [By] values and record the measurement in EL_17
    f. As long as the receiver continues to NAK the data generator packet above +/- 150mV, it is considered a PASS.
    g. Record PASS/FAIL in EL_17.
16. Click “right” mouse button in the main oscilloscope screen with no waveform. From the menu, select “Undo Zoom” until screen shot from Figure 33 is restored.
    a. Now further reduce the amplitude of the packet from the data generator in small steps.
    b. Maintain the balance between OUTPUT1 and OUTPUT2 until the receiver just ceases to respond with a NAK.
    c. This is the squelch level of the receiver.
17. Measure the Zero to Positive Peak and Negative Peak of the packet from the data generator using the method described in steps 14 and 15.
    a. Record the measurement in EL_16.

b. As long as the receiver ceases to NAK the data generator packet below +/- 100mV, it is considered a PASS.

c. Record PASS/FAIL in EL_16.

NOTE With certain devices making an accurate zero-to-peak measurement of the IN packet from the data generator may be difficult due to excessive reflection artifacts. Also, on devices with captive cable, the measured zero-to-peak amplitudes of the IN packet at the test fixture could be considerably higher than that seen by the device receiver. In these situations, it is advisable to make the measurement near the device receiver pins on the PCB.

Appendix A

A.4 Device Hi-Speed Electrical Test Data

This section is for recording the actual test result. Please use a copy for each device to be tested.

A.4.2 Vendor and Product Information

	Please fill in all fields. Please contact your silicon supplier if you are unsure of the silicon information.
Test Date	
Vendor Name	
Vendor Complete Address	
Vendor Phone Number	
Vendor Contact, Title	
Test ID Number	
Product Name	
Product Model and Revision	
USB Silicon Vendor Name	
USB Silicon Model	
USB Silicon Part Marking	
USB Silicon Stepping	
Tested By	

A.4.3 Legacy USB Compliance Tests

Legacy USB Compliance Checklist

Legacy Test	PASS/FAIL	Comments
FS SQ		
Inrush		
Interop		

P = PASS

F = FAIL

N/A = Not applicable

A.4.4 Device Hi-Speed Signal Quality (EL_2, EL_4, EL_5, EL_6, EL_7)

EL_2 A USB 2.0 Hi-Speed transmitter data rate must be 480 Mb/s ±0.05%.

Reference documents: *USB 2.0 Specification*, Section 7.1.11.

- ❑ PASS
- ❑ FAIL
- ❑ N/A

Comments:

EL_4 A USB 2.0 upstream facing port on a device without a captive cable must meet Template 1 transform waveform requirements measured at TP3.

Reference documents: *USB 2.0 Specification*, Section 7.1.2.2.

- ❑ PASS
- ❑ FAIL
- ❑ N/A

Comments:

EL_5 A USB 2.0 upstream facing port on a device with a captive cable must meet Template 2 transform waveform requirements measured at TP2.

Reference documents: *USB 2.0 Specification*, Section 7.1.2.2.

- ❑ PASS
- ❑ FAIL
- ❑ N / A

Comments:

EL_6 A USB 2.0 HS driver must have 10% to 90% differential rise and fall times of greater than 500 ps.

Reference documents: *USB 2.0 Specification*, Section 7.1.2.2.

- ❑ PASS
- ❑ FAIL
- ❑ N / A

Comments:

EL_7 A USB 2.0 HS driver must have monotonic data transitions over the vertical openings specified in the appropriate eye pattern template.

Reference documents: *USB 2.0 Specification*, Section 7.1.2.2.

- ❑ PASS
- ❑ FAIL
- ❑ N / A

Comments:

A.4.5 Device Packet Parameters (EL_21, EL_22, EL_25)

EL_21 The SYNC field for all transmitted packets (not repeated packets) must begin with a 32-bit SYNC field.

Reference documents: *USB 2.0 Specification*, Section 8.2.

Data Packet SYNC field

- ❑ PASS
- ❑ FAIL
- ❑ N / A

Comments:

EL_22 When transmitting after receiving a packet, hosts and devices must provide an inter-packet gap of at least 8 bit times and not more than 192 bit times.

Reference documents: *USB 2.0 Specification*, Section 7.1.18.2.

- ❑ PASS
- ❑ FAIL
- ❑ N/A

Comments:

EL_25 The EOP for all transmitted packets (except SOFs) must be an 8-bit NRZ byte of 01111111 without bit stuffing.

Reference documents: *USB 2.0 Specification*, Section 7.1.13.2

- ❑ PASS
- ❑ FAIL
- ❑ N/A

Comments:

A.4.6 Device CHIRP Timing (EL_28, EL_29, EL_31)

EL_28 Devices must transmit a CHIRP handshake no sooner than 2.5us and no later than 3ms when being reset from suspend or a full-speed state.

Reference documents: *USB 2.0 Specification*, Section 7.1.7.5.

- ❑ PASS
- ❑ FAIL
- ❑ N/A

Comments:

EL_29 The CHIRP handshake generated by a device must be at least 1ms and not more than 7ms in duration.

Reference documents: *USB 2.0 Specification*, Section 7.1.7.5.

- ❑ PASS
- ❑ FAIL
- ❑ N/A

Comments:

EL_31 During device speed detection, when a device detects a valid CHIRP K-J-K-J-K-J sequence, the device must disconnect its 1.5K pull-up resistor and enable its hi-speed terminations within 500us.

Reference documents: *USB 2.0 Specification*, Section 7.1.7.5.

- ❑ PASS
- ❑ FAIL
- ❑ N/A

Comments:

A.4.7 Device Suspend/Resume/Reset timing (EL_27, EL_28, EL_38, EL_39, EL_40)

EL_38 A device must revert to full-speed termination no later than 125us after there is a 3ms idle period on the bus.

Reference documents: *USB 2.0 Specification*, Section 7.1.7.6.

- ❑ PASS
- ❑ FAIL
- ❑ N/A

Comments:

EL_39 A device must support the Suspend state.

Reference documents: *USB 2.0 Specification*, Section 7.1.7.6.

- ❑ PASS
- ❑ FAIL
- ❑ N/A

Comments:

EL_40 If a device is in the suspend state, and was operating in hi-speed before being suspended, then device must transition back to hi-speed operation within two bit times from the end of resume signaling.

Note: It is not feasible to measure the device transition back to hi-speed operation within two bit times from the end of the resume signaling. The presence of SOF at nominal 400mV amplitude following the resume signaling is sufficient for this test.

Reference documents: USB 2.0 Specification, Section 7.1.7.7.

- ❑ PASS
- ❑ FAIL
- ❑ N / A

Comments:

EL_27 Devices must transmit a CHIRP handshake no sooner than 3.1ms and no later than 6ms when being reset from a non-suspended hi-speed mode. The timing is measured from the beginning of the last SOF transmitted before the reset begins.

Reference documents: *USB 2.0 Specification*, Section 7.1.7.5.

- ❑ PASS
- ❑ FAIL
- ❑ N / A

Comments:

EL_28 Devices must transmit a CHIRP handshake no sooner than 2.5us and no later than 3ms when being reset from suspend or a full-speed state.

Reference documents: *USB 2.0 Specification*, Section 7.1.7.5.

- ❑ PASS
- ❑ FAIL
- ❑ N / A

comments:

A.4.8 Device Test J/K, SE0_NAK (EL_8, EL_9)

EL_8 When either D+ or D- are driven high, the output voltage must be 400 mV ±10% when terminated with precision 45 Ω resistors to ground.

Reference documents: *USB 2.0 Specification*, Section 7.1.1.3.

Test	D+ Voltage (mV)	D- Voltage (mV)
J		
K		

- ❑ PASS
- ❑ FAIL
- ❑ N/A

Comments:

EL_9 When either D+ and D- are not being driven, the output voltage must be 0V ±10 mV when terminated with precision 45 Ω resistors to ground.

Reference documents: *USB 2.0 Specification*, Section 7.1.1.3.

	Voltage (mV)
D+	
D-	

- ❑ PASS
- ❑ FAIL
- ❑ N/A

Comments:

A.4.9 Device Receiver Sensitivity (EL_16, EL_17, EL_18)

EL_18 A hi-speed capable device's Transmission Envelope Detector must be fast enough to allow the HS receiver to detect data transmission, achieve DLL lock, and detect the end of the SYNC field within 12 bit times.

Reference documents: *USB 2.0 Specification*, Section 7.1.

- ❑ PASS
- ❑ FAIL
- ❑ N/A

Comments:

EL_17 A hi-speed capable device must implement a transmission envelope detector that does not indicate squelch (i.e. reliably receives packets) when a receiver exceeds 150 mV differential amplitude.

Note: A waiver may be granted if the receiver does not indicate Squelch at +/-50mV of 150mV differential amplitude. This is to compensate for the oscilloscope probe point away from the receiver pins.

Reference documents: *USB 2.0 Specification*, Section 7.1.

- ❑ PASS
- ❑ FAIL
- ❑ N/A

Comments:

EL_16 A hi-speed capable device must implement a transmission envelope detector that indicates squelch (i.e. never receives packets) when a receiver's input falls below 100 mV differential amplitude.

Note: A waiver may be granted if the receiver indicates Squelch at +/-50mV of 100mV differential amplitude. This is to compensate for the oscilloscope probe point away from the receiver pins.

Reference documents: *USB 2.0 Specification*, Section 7.1.

- ❑ PASS
- ❑ FAIL
- ❑ N/A

Comments:

Appendix B

B.1 Procedure to create setup files for Agilent 81130A DSG

This section is for creating setup files "IN_ADD1.ST0" and "MIN_ADD1.ST0" for Agilent 81130A DSG.

B.1.1 "IN_ADD1.ST0" setup file

"IN_ADD1.ST0" setup file is for IN TOKEN with 32-bit sync field packet pattern

1. Pressing [SHIFT] key + [STORE (RECALL)] key and selecting 0 resets 81130A to the default setting.
2. Select [MODE/TRG] softkey and use cursor and knob to set as following.

   CONTINUOUS PATTERN of

   Pulses Out 1: NRZ Out2: NRZ

   PRBS Polynom: 2^7 –1

   Trigger Output at Segm1 Start
3. Select [TIMING] softkey. Move Cursor to Per and use rotary knob to change to Freq.

   Set frequency to 480MHz.
4. Select [LEVELS] softkey and use cursor and knob to set as following.

Ch 1		Ch 2	
	Separate Outputs		
High	+800mV	High	+800mV
Low	+0mV	Low	+0mV
5. Select [PATTERN] softkey and set as following.

Segment	Length	Loopcnt	Update
1	32	1	
2	32		
3	896		
4	0		
6. Define each segment as following.

   Segment 1:

	1	2	3	4	5	6	7	8	9	10
CH1	0	1	0	1	0	1	0	1	0	1

CH2	1	0	1	0	1	0	1	0	1	0

	11	12	13	14	15	16	17	18	19	20
CH1	0	1	0	1	0	1	0	1	0	1
CH2	1	0	1	0	1	0	1	0	1	0

	21	22	23	24	25	26	27	28	29	30	31	32
CH1	0	1	0	1	0	1	0	1	0	1	0	0
CH2	1	0	1	0	1	0	1	0	1	0	1	1

Segment 2:

	1	2	3	4	5	6	7	8	9	10
CH1	0	1	0	0	1	1	1	0	0	1
CH2	1	0	1	1	0	0	0	1	1	0

	11	12	13	14	15	16	17	18	19	20
CH1	0	1	0	1	0	1	0	1	0	0
CH2	1	0	1	0	1	0	1	0	1	1

	21	22	23	24	25	26	27	28	29	30	31	32
CH1	1	1	1	1	0	0	0	0	0	0	0	0
CH2	0	0	0	0	1	1	1	1	1	1	1	1

Segment 3: set all to 0

7. Start the data generator output by pressing [SHIFT] key, then [0] key for OUTPUT 1 and [SHIFT] key then [+/-] key for OUTPUT 2.
8. Insert memory card to 81130A. Select the [MEMCARD] softkey. If [MEMCARD] is not in the menu, press [MORE] key until [MEMCARD] comes up. The content of the memory will appear on the screen. Move the cursor to [Perform Operation] and turn the knob to select "Store". Then press [ENTER] key. Turn the knob to input file name as IN_ADD1, then press [ENTER] to save to memory card.

B.1.2 "MIN_ADD1.ST0" setup file

"MIN_ADD1.ST0" setup file is for IN TOKEN with 12-bit sync field packet pattern

1. Select the [MEMCARD] softkey. If [MEMCARD] is not in the menu, press [MORE] key until [MEMCARD] comes up. The content of the memory will appear on the screen. Use the cursor and the rotary knob to select the IN_ADD1.ST0 setup file. Move the cursor to [Perform Operation] and turn the knob to select "Recall". Then press [ENTER] key to load it.

2. Select [PATTERN] softkey and modify the first segment as following.

   Segment 1:

	1	2	3	4	5	6	7	8	9	10
CH1	0	0	0	0	0	0	0	0	0	0
CH2	0	0	0	0	0	0	0	0	0	0

	11	12	13	14	15	16	17	18	19	20
CH1	0	0	0	0	0	0	0	0	0	0
CH2	0	0	0	0	0	0	0	0	0	0

	21	22	23	24	25	26	27	28	29	30	31	32
CH1	0	1	0	1	0	1	0	1	0	1	0	0
CH2	1	0	1	0	1	0	1	0	1	0	1	1

3. Insert memory card to 81130A. Select the [MEMCARD] softkey. If [MEMCARD] is not in the menu, press [MORE] key until [MEMCARD] comes up. The content of the memory will appear on the screen. Move the cursor to [Perform Operation] and turn the knob to select "Store". Then press [ENTER] key. Turn the knob to input file name as "MIN_ADD1", then press [ENTER] to save to memory card.